project mercury

# HANDBOOK OF INSTRUCTIONS FOR MEC MODEL 78 RECEIVER REGISTER

Prepared for

National Aeronautics and Space Administration

Contract No. NAS 1-430

8 December 1960 Revised 31 July, 1961

Milgo Electronic Corporation
for
International Business Machines Corporation

in association with

WESTERN ELECTRIC COMPANY, INC.

## LIST OF EFFECTIVE PAGES

#### TOTAL NUMBER OF PAGES IS 129, AS FOLLOWS:

Page No.	Issue	Page No.	Issue
Title Page	Original		
*List of Effective Pages	Rev. 7/31/61		
'i	Rev. 7/31/61		
ii	Original		
¹iii	Rev. 7/31/61		
iv	Original		
1-1	Original		
2-1	Original		
•2-2	Rev. 7/31/61		
*3-1	Rev. 7/31/61		
3-2 thru 3-10	Original		
*3-11	Original		
4-1	Original		
5-1	Original		
6-1	Original		
Parts List	Rev. 7/31/61		
*Wire List	Rev. 7/31/61		
9-1 thru 9-4	Original		
*9-5 thru 9-10	Rev. 7/31/61		
9-11 thru 9-18	Original		
*9-19 thru 9-21	Original		
Appendix Title Page	Original		
Page 1 thru 5 of 5	Original		
Page 1 thru 7 of 7	Original		
Page 1 and 2 of 12	Original		
*Page 3 and 4 of 12	Rev. 7/31/61		
*Page 3 and 4 of 12	Rev. 7/31/61		
Page 5 thru 12 of 12	Original		
Page 1 thru 3 of 3	Original		
Page 1 and 2 of 2	Original * Page 1 of 2		
Page 2 of 2	Original		
Page 1 thru 3 of 3	Original		
Page 1 and 2 of 2	Original		
Page 1 thru 3 of 3	Original		
Page 1 and 2 of 2	Original		
Page 1 thru 8 of 8	Original		

<sup>\*</sup> The asterisk indicates pages changed, added or deleted by the current change.



## **TABLE OF CONTENTS**


Chapter		Page
I	INTRODUCTION	
	1-1 Purpose of Equipment	1-1
	1-2 Scope of Manual	1-1
	1-3 Purpose of Manual	1-1
п	GENERAL DESCRIPTION	
,	2-1 Physical Description	2-1
	2-2 Signal Inputs	2-1
	2-3 Signal Outputs	2-1
	2-4 Electrical Line Specifications	2-1
Ш	THEORY OF OPERATION	
	3-1 General	3-1
	3-2 Data Line Amplifier	3-2
	3-3 Control Chassis	3-3
	3-4 Test Mode	3-4
	3-5 20-Bit Shift Register	3-7
	3-6 Recorder Control Chassis	3-11
IV	OPERATION	
v	INSTALLATION	
	5-1 Physical Placement	. 5-1
	5-2 Power Inputs	5-1
VI	MAINTENANCE	
ř	6-1 Preventive Maintenance	6-1
	6-2 Malfunctions	6-1
	6-3 Adjustments	6-1
ИΠ	PARTS LIST	
VIII	WIRE LIST	
īΥ	SCHEMATICS AND DIAGRAMS	

### ME 907

Chapter		Page
x	APPENDIX	
	76-9A Power Supply	1-5
	165-4C Power Supply	1-7
	71-8A Data Line Amplifier	1-8
	TN28 Relay Driving Flip-Flop	1&2
	TN57 Dual Pulse Amplifier	1&2
	TN58 Dual Emitter Follower	1&2
	TN90B Balanced Flip-Flop and Divider	1&2
	TN130B Core Driver	1&2
	TN138B One-Shot with Emitter Follower Output	1&2
	TN144 Flip-Flop with Pulse Amplifier	1&2
	TN150 Schmitt Trigger	1&2
	Magnetic Cores	1-7

## LIST OF ILLUSTRATIONS

	Page
	iv
	2-2
	3-3
	3-5
	3-7
	3-8
	9-3
	9-5
	9-7
	9-9
	9-11
#C76W7A	9-13
	9-15
	9-17
	#C76W7A #C76W7A






Figure 1-1. MEC Model 78 Receiver Register

## CHAPTER I

#### 1-1. PURPOSE OF THE EQUIPMENT.

The Milgo Electronic Corporation (MEC) Model 78 Receiver Register is designed to accept up to 140 bits of digital data in serial form from a 3kc 600 ohm telephone channel, and to present these bits on 140 parallel output lines wherein the data of a given word is held until the next word has been accumulated and is ready for readout.

#### 1-2. SCOPE.

This instruction manual describes the MEC Model 78 Receiver Register, designed and manufactured by MEC, for International Business Machines, Federal Systems Division, Kingston, New York, in conjunction with Project Mercury.

#### 1-3. PURPOSE OF MANUAL.

This instruction manual is provided as an aid to better understanding of the operation and theory of the MEC Model 78 Receiver Register and its associated equipment. It offers a complete technical explanation coupled with applicable illustrations. It is necessary that the operator, or any person involved in the operation of this equipment, thoroughly read and fully understand the contents of this manual.

## CHAPTER II GENERAL DESCRIPTION

#### 2-1. PHYSICAL DESCRIPTION.

The MEC Model 78 Receiver Register is contained in one standard MEC type 1007-41 rack, which is 74 1/8 inches high, 23 9/16 inches wide, and 22 inches deep. The weight of the entire rack, with chassis installed, is approximately 475 pounds. The individual chassis that make up the Register are of modular construction, and are held in place in the rack by a single locking handle. The chassis that are identical in type are interchangeable. Figure 9-1 represents a block diagram of the system.

#### 2-2. SIGNAL INPUTS.

The Receiver Register accepts tone bursts of a 2kc carrier, modulated at a 1kc rate, from a 3kc, 600 ohm communication line which has been equalized for a 1kc data bit rate. For proper operation, a data word consisting of from 1 to 140 bits must be followed by an End-of-Word (EOW) signal. The EOW signal is 9 cycles of the 2kc carrier (4.5 milliseconds). Input signals between -30 dbm and +10 dbm can be accepted. Minimum signal-to-noise ratio must be in the order of 3:1 in the band-pass range. Outside the band-pass range, noise will be attenuated at least 20 db per octave. The signal input enters on J16, on the connector panel toward the rear.

#### 2-3. SIGNAL OUTPUTS.

The Receiver Register has 140 output lines that are connected to J115, J116 and J117 on the connector panel. Output signals are as follows: a binary "1" is -17 volts  $\pm 3$  volts, and a binary "0" is 0 volts  $\pm .5$  volts.

#### 2-4. ELECTRICAL LINE SPECIFICATIONS.

Line power input is at 120vac  $\pm 10\%$ , single-phase 60 cps  $\pm 5$ cps, at approximately 15 amps. Connection is made at J15 on the connector panel at the rear of the rack.




Figure 2-1. Assembly Arrangement, Model 78 Receiver Register

# CHAPTER III THEORY OF OPERATION

#### 3-1 GENERAL (Refer to Logic Diagram, Figure 9-2)

- 3-1.1 Three general modes of operation are possible in the MEC Model 78 Receiver Register data, playback and test. In the data mode, data and EOW are received by the Data Line Amplifier, where they are changed into pulse form and sent to the Control chassis. One kc is generated in the Data Line Amplifier, and sent to the Control chassis for timing purposes. Another output of the Data Line Amplifier provides for the recording of the data on tape. In the playback mode, data from the tape recorder is inserted into the Data Line Amplifier and the Receiver Register functions just as in the data mode. Indicator light 1901 mounted on the Recorder Control chassis 78-9A is on during the playback mode to warn the operator he is not in the operate (or data) mode. In a test mode, (pattern 1, 2, 3, 4, or manual), the Data Line Amplifier is disconnected from the Control chassis, with data, EOW, and 1 kc being generated in the Control chassis. Four test data patterns are available, all at a 1 kc bit rate. A manual type of test mode is also available for manual insertion of the data pattern desired, plus a manual insertion of EOW. Indicator light 1601 is on in all test patterns, to warn the operator that he is not in the operate mode.
- 3-1.2 Data Mode This is the mode for actual operation of the Model 78. As data is received from a telephone line, it is fed into the Data Line Amplifier, changed to pulse information, and sent to the Control chassis. A 1 kc sine wave is also generated in the Amplifier chassis and fed into the Control chassis. To insure proper synchronization of the Model 78 with the equipment that is transmitting data to it, the incoming data bits are used to sync the 1 kc oscillator. The EOW tone burst is detected by the Data Line Amplifier, and sent to the Control chassis as a pulse. The Control chassis inserts the data into the core shift registers, and uses the 1 kc oscillator to time drive pulses sent to the Shift Register chassis. Upon receipt of the EOW pulse, a pulse is generated that opens a gate on the shift register, and allows the data to be shifted (in parallel) out of the shift registers and into storage flipflops which drive the output lines. In this mode, anywhere from 1 to 140 bits may be received by the register. When the information is transferred out of the shift register, 140 bits are transferred, regardless of how many bits are received. This means that readout equipment must be terminated at the correct pins of J115, J116 and J117, in order to correctly interpret the information. For example, if out of 140 possible bits only 100 are significant, then 40 bits that are available for the transfer are inconclusive or meaningless. Since the outputs of the Model 78 Receiver Register often will be used to drive digital-to-analog converters, a D-A Hold signal is generated. This signal allows the D-A converter to be put in a hold cycle while the data is being changed.
- 3-1.3 Playback Mode During the playback mode, data which had been previously recorded on tape when the Receiver Register was operating in the data mode, is used as the input to the Data Line Amplifier. Except for the source of data, the Receiver Register functions just as in the data mode. The playback mode is included to enable the re-running of previously received data through the Receiver Register for further evaluation.

#### 3-1.4 Test Mode

3-1.4.1. Pattern 1, 2, 3 and 4 - In these modes, the Model 78 operates from internal test circuitry, with the Data Line Amplifier disconnected from the Control chassis. For timing purposes, a 1 kc signal is generated by a free-running multivibrator, and data is synthesized by a counter (in the 1-0 or 0-1 pattern), or a Schmitt trigger (in the all 1's). EOW is generated periodically by a free-running multivibrator, and is timed so that more

than enough bits enter the register to fill up all 140 storage locations before a command is given to transfer.

3-1.4.2 Manual -In this mode data may be inserted manually in any pattern desired. S603 (Shift 1's) is pressed for a "1" insert, and S604 (Shift 0's) is pressed for a "0" insert. When EOW is desired, S605 (MAN EOW) is pressed. It must be kept in mind that when EOW is generated in the Manual mode, the last six data bits inserted are still in the Control chassis, and have not been shifted into the Shift Register chassis. This is because the Model 78, when in the Data mode, must allow for the delay between the last data bit and the detected EOW signal from the Data Line Amplifier.

#### 3-2 DATA LINE AMPLIFIER, MEC Model 71-8A (See Schematic in Appendix)

The Data Line Amplifier chassis receives the modulated tone bursts, and converts these into data bits and EOW bits. These bits are then fed into the Control chassis. A complete discussion of the Model 71-8A Amplifier is contained in the Appendix of this manual.

#### 3-3 CONTROL CHASSIS, MEC Model 78-64(Figures 9-3 and 9-8)

In order to understand the operation of the Control chassis, reference should be made first to the wave form diagrams (Sheets 7 and 8 of the DLA writeup in the Appendix) of the Data Line Amplifier outputs.

- 3-3.1 It should be noticed that data pulses appear approximately 150 microseconds after the lkc has crossed the zero point while going in the positive direction. Also, a false data bit appears after the last data bit, and 4 milliseconds before the EOW bit appears.
- 3-3.2 When the Model 78 is in the OPERATE mode, a lkc sine wave comes into the Control chassis, and is squared in N606, a Schmitt trigger. N606 switches at -3 volts, and the output (pin 7) is in phase with the input (pin 3). That is, when pin 3 is positive-going and crosses -3 volts, pin 7 goes from -20 volts to 0 volts. When pin 7 of N606 goes positive, it triggers N607, a 500-microsecond one-shot. When N607 is fired, pin 5 goes from 0 volts to -20 volts and stays there for 500 microseconds, after which it returns to 0 volts. The positive-going voltage is a-c coupled into an "or" gate consisting of CR608, CR609 and R618, and triggers N608, a 10 microsecond one-shot. CR608, R617 and R266 provide a 2 volt noise bias. When N608 fires, pin 7 goes from -20 volts to 0 volts, which is the trigger for core driver N609. The output of N608 is also fed into the Shift Register chassis for triggering the respective core drivers (See Figure 9-8(b)).
- 3-3.3 As can be seen from Sheet 8 (DLA writeup in Appendix), a data bit comes into the Control chassis approximately 200 microseconds after the lkc has switched the Schmitt trigger. This date bit triggers N605, a 20 microsecond one-shot that inserts a "1" into core M601. A 2 volt noise bias is provided for the core by R606, R616 and CR 607. R605 is used as a current-limiting device for the auxiliary winding of the core. An important point to remember is that, although data arrives 250 microseconds after the Schmitt trigger has switched, N607 delays shifting the cores for 500 microseconds. This means that data is inserted, then shifted 200 microseconds later.




Figure 3-1. Control Chassis

- 3-3.4 When EOW occurs, a false data bit comes to the Control chassis, followed by an EOW pulse 4 milliseconds later, as seen in the pulse diagram. This false data bit is I millisecond behind the last bit of actual data. This means that when the false bit is inserted in M601, the last data bit is in M602. If we call the time of insertion of the false data bit To, then at To + 200microseconds, the false data bit is shifted to M602. At  $T_0 + 1.200$  milliseconds it is shifted to M603, and at  $T_0 + 3.200$  milliseconds it is shifted into M605. At To + 4 milliseconds, however, the EOW bit has entered the chassis, triggering N613, a 1-millisecond one-shot. When N 613 is triggered, pin 7 goes from -20 volts to 0 volts, and triggers N614, a 5-millisecond one-shot. When N614 fires, pin 7 goes from -20 volts to 0 volts. This level is inverted in N618, and goes to a D-A Converter for opening the hold relays (See Figure 9-8(a)). At To + 4.200 milliseconds, the false data bit was shifted to M606, which means that the last data bit is now inserted in the 20-Bit Shift Register, in proper place for readout (See Figure 9-8(c) for wave form of data being inserted into the Shift Register chassis). At To + 5 milliseconds, N613 times out, and pin 5 goes from -20 volts to 0 volts. This triggers N615, a 10-microsecond one-shot. When N615 fires, pin 7 goes from -20 volts to 0 volts and triggers N616. When N616 fires, pin 7 goes to 0 volts and is sent to the Shift Register chassis, where it opens a readout gate and resets the readout flip-flop. At  $T_0 + 5$ . 01 milliseconds, N615 times out, and pin 5 goes from -20 volts to 0 volts. This level goes through N618, an emitter-follower, and is a-c coupled to N608 through the "or" gate previously mentioned. N608 then sends a pulse to the Shift Register chassis to trigger the core drivers, and the data is transferred. Twenty microseconds later, N616times out, and the readout gate is closed.N614 then times out and the hold relays in the associated D-A Converter are closed. The Model 78 Register is then ready to repeat the cycle.
- 3-3.5 A system for monitoring the d-c power supplies is also incorporated into the Control chassis. MV60l is a 1.2 ma full-scale deflection milliammeter, mounted on the panel, that can be switched in series with each supply. A resistor is also placed in series with each supply to permit MV60l to perform the function of a voltmeter. Thus, when the current through the meter is 1.0 ma, the supply is correctly adjusted. The face of the meter is calibrated from 0 to 12; therefore, a reading of 10 indicates a current flow of 1 ma.

#### 3-4 TEST MODE

#### 3-4.1 General

- 3-4.1.1 In all test modes, date, EOW and shifting is controlled internally by the Control chassis when in patterns. 1, 2, 3 and 4. Shifting is timed by a free-running multivibrator, at lkc, and EOW is generated once every 350 milliseconds by another free-running unit. In all test modes, an indicator lamp 1601 serves as visual warning to the operator.
- 3-4.1.2 N601, along with R609, R610, R611, C602 and C603 is a lkc multivibrator. R610 is a variable resistor, used to adjust the timing of the multi. The 350 millisecond multivibrator is actually two one-shots, N610 and N611 hooked back-to-back. When N610, a 100 millisecond multi fires, pin 5 goes to -20 volts. 100 milliseconds later, pin 5 returns to 0 volts. The positive-going pulse triggers N611, a 250 millisecond multi. Pin 5 of N611 goes to -20 volts until it times out, then returns to 0 volts and triggers N610. Neither the lkc multi nor the 350 millisecond multi are self-starting. When in patterns 1, 2, 3 or 4, pressing push-button S602 (TEST START) sends a positive pulse to both multis and starts them. This switch is disconnected in both the DATA and MANUAL positions of the Test Selector switch. Also, in these modes, a positive voltage is applied to pin 2 of N601 to keep it from oscillating.

3-4.2 Pattern 1 (All 1's). In this pattern, the output of the lkc oscillator is fed into N602, a Schmitt trigger, for squaring. The output of N602 is fed into N606, where it is operated on exactly as the incoming lkc was handled in the Data mode. The output of N602 also is fed into N603, a counter, and into the data inserter one-shot, N605. When pin 7 of N602 goes positive, one-shot N605 is triggered, a one is inserted in M601, and is shifted 500 microseconds later (the 500 microsecond delay is the result of the delay of N607). This cycle is repeated every millisecond, so ones are being inserted constantly. Concurrently with this, the 350 millisecond oscillator is running. If reference is made to the schematic of a TN28 (Appendix) it will be seen that there is a diode in series with pin 3. In this Control chassis, the diode in N604 is used with R625, R629 and C605 to form an "and" gate. When pin 7 of N611 is at -20 volts, pin 3 of N604 is at -20 volts. Since the cathode of the diode in N604 is clamped to -.3 volts, the diode is back-biased by 20 volts. When pin 5 of N603 goes positive, it swings approximately 18.5 volts, or from -19 volts to -.5 volts. This swing is a-c coupled by C605 to pin 3 of N604, and is not enough to make the series diode in N604 conduct. When pin 7 of N611 is up, it sits at approximately -. 5 volt. Pin 3 of N604 then sits at approximately -2 volts. Then when pin 5 of N603 goes positive, the series diode in N604 conducts and N604 changes state. When N604 changes state, pin 8 goes from 20 volts to 0 volts and inserts an EOW pulse in N613, which is then handled as the EOW pulse from the Data Line Amplifier, handled in Data mode. It is important to note that EOW is generated only once every 350 milliseconds. After N604 generates the EOW pulse, it waits for 250 milliseconds and is then reset on pin 7 by the positive going pulse from pin 7 of N610. Even though N603 is counting continuously after N604 is reset, pin 7 of N611 went to -20 volts at reset, and will not allow N604 to be set for another 100 milliseconds.

3-4.3 Pattern 2 (1-0). In this pattern, the chassis generates "I's" and "O's" alternately. The first bit generated, however, is not necessarily a "I". What is important is that the last bit before EOW is a "O". Then, if more bits are generated than is needed to fill up the Shift Register, the excess bits will be dumped, and at EOW, the correct pattern will be in the cores.

In this pattern, data is not the output of N602, as it was in the all ones pattern. Instead, it is counted down by two in N603. Since the shift rate has not changed, every other bit inserted is a "l". The "and" gate previously mentioned insures that the last bit entered




Figure 3-2. Control chassis Assembly, showing components.

is a zero. After pin 7 of N611 goes to 0 volts, the next positive going pulse of N603 inserts a data one and sets N604, which inserts an EOW pulse in N613. Since this data bit coincides with EOW, it looks like the false bit that comes from the Data Line Amplifier, and which has been shifted to M606 when the shift registers dump. Since the bit preceding it was a zero, and this zero is now in the last core, the test pattern was a 1-0.

- 3-4.4 Pattern 3(0-1). The operation of the Control chassis in this mode is very similar to the operation in pattern 2. However, data is taken from pin 8 of N603, instead of pin 5. The output of pin 8 is the opposite of pin 5, being 0 volts when 5 is at -20 volts, and -20 volts when pin 8 is at 0 volts. Since the rest of the chassis is operating the same, the data pattern is received, and a 0-1 pattern is the result.
- 3-4.5 Pattern 4 (All "0"s). In pattern 4 the chassis operates as it does in the preceding test patterns, except for the data insertion. In this pattern, there is no input to N605, hence no 1's are inserted, and an all 0 pattern is the result.
- 3-4.6 Manual. In the manual test mode, the lkc oscillator is turned off. This is done by applying 12 volts to pin 2 of N601, which is the base of one of the two transistors that make up the oscillator. Since the chassis is in manual, a shift is desired only when the SHIFT 1'S (S603) or SHIFT 0'S (S604) button is pushed. Also, EOW is inserted only when the MAN EOW button is pushed. For data insertion, either S603 or S604 is pushed. If S603 is pushed, a positive going pulse is applied to pin 3 of one-shot N612. Pin 7 then goes to zero volts and is a-c coupled to N605 throught S601B. At the same time, pin 7 of N612 also triggers N606 through S601C. Thus a 1 is inserted and, 500 microseconds later is shifted. If S604 is pushed, a positive going pulse is applied to N606, but because of the blocking action of CR612, (pin 7 of N612 is at -20 volts) the one-shot N605 is not triggered. In this manner, a zero is inserted, then shifted.
- 3-4.7. To generate an EOW pulse, S605 (MAN EOW) is pressed. This applies a positive going pulse in pin 3 of one-shot N617. Pin 7 of N617 then jumps from -20 volts to 0 volts and triggers N613 through S601D. This inserts an EOW pulse and the shift registers dump as previously explained. A point to remember here is that when MAN EOW is pressed, the last data bit inserted is in M602 and will not be in the Shift Registers.

#### 3-5 20 BIT SHIFT REGISTER, MEC Model 76-7A (Figure 9-5)

- 3-5.1 The function of the 20-Bit Shift Register is to accumulate data in a serial form and transfer it into a parallel form. The data is received serially and stored in 20 magnetic cores (M701 throught M720). Upon command, the data is read into 20 flip-flops (N701 through N720), and will remain there while new data is being shifted through the cores M701 M720.
- 3-5.2 A more detailed description of operation is as follows: In the Control chassis, two pulses are derived from the EOW pulse; a flip-flop reset trigger (from -20 volts to 0 volts, width 30 microseconds) and a read gate (from -20 volts to 0 volts, width 30 microseconds). The flip-flop reset trigger is capacitive coupled through C701 to pin 3 of a one-shot (N723) with emitter-follower output. The theory of operation of TN's used in this equipment is explained in detail in the Appendix.
- 3-5.3 When pin 3 of N723 goes positive (from -20 volts to 0 volts), the output pin 7 goes positive (from -20 volts to 0 volts, width approximately 5 microseconds). Pin 7 of N723 is capacitive coupled through C702 to pin 5 of all the flip-flops N701-N720. Pins 5 of N701-N720 are biased at -7 bolts (R721 and R722). Therefore, as pin 7 of N723 goes positive, pin 5 of all the flip-flops goes positive also (from -7 to above 0 volts), resetting all the flip-flops to the "0" state. The "states" of the flip-flops (TN 144) are defined as follows: When pin 8 is at 0 volts, the flip-flop is in a "0" state; and when pin 8 is at -17 volts, the flip-flop is in a "1" state.
- 3-5.4 At the same time that the flip-flop reset trigger enters the Shift Register, a read gate (from -20 volts to 0 volts, width 30 microseconds) enters pin 2 of an emitter-follower (N722). The output of N722 goes to pin 5 of all cores M701-M720, and is called the "flip-flop-gate". When pin 2 of N722 goes positive, pin 5 of all cores goes positive from -20 volts to -2 volts (see Figure 9-8(d)). R727 and R728 are used to give a -2 volt noise bias when the gate is open. Since the gate raises pin 5 of M701-M720, subsequently pin 4 of M701-M720 rises to -2 volts, and the flip-flops will not trigger. A voltage pulse equal to or greater then 0 volts must be present at pin 3 of the flip-flops in order for a change of state to occur.




Figure 3-3. 20-Bit Shift Register Chassis.

- 3-5.5 The next shift pulse (-20 volts to 0 volts, width 40 microseconds) will cause the state of the core to be read out into the flip-flops. This shift pulse will be 10 microseconds from the leading edge of the read gate. Since the flip-flop gate is 30 microseconds wide, this shift pulse will cause core readout to occur approximately in the middle of the gate. Assuming that there was a "1" in the core, a 10 microsecond pulse (of 5 to 8 volts in amplitide) will be superimposed on the flip-flop gate at pin 4 of the cores, causing pin 3 of the flip-flop to go positive enough to set the state of the flip-flop to a "1".
- 3-5.6 If there was a "0" in the core, only the flip-flop gate will be present at pin 4 of the core; consequently, pin 3 of the flip-flop will go positive to only -2 volts, which is not sufficient to change the state of the flip-flop. Since the flip-flop is initially reset to the "0" state, and this state remains unchanged if the core is in the "0" state, effectively one may say that the data in the core has been transferred to the flip-flops. The states of the cores are determined by the data which is read in serially. The serial data read in and the core shift pulses both occur at the same time, and their repetition rate is 1000 pps.
- 3-5.7 Pin 8 of M701 is the data input. Pin 9 of M701 is directly coupled to pin 8 of M702, and pin 9 of M702 is directly coupled to pin 8 of M703. This is repeated from M703 through M720, and constitutes the serial read-in arrangement. Since all pin 5's of the cores are connected together, the flip-flop gate occurs at all cores simultaneously, and the data is read out on pin 4 of the cores to pin 3 of the flip-flops, in parallel. Operation of the core string is explained in detail in the Appendix. N721 is a core driver, operating with a blocking oscillator core (M721).
- 3-5.8 The data in the flip-flops is read out continuously except for an interval of approximately 10 microseconds per word (see Figure 9-8(e)). This is the time between reset period and that space when the new data is read out of the cores. Each flip-flop(N701 through N720) has an indicator light associated with it (DS701-DS720), to indicate the state of the flip-flop. When a flip-flop is in the "1" state, its respective indicator will be on, and when a flip-flop is in the "0" state, its indicator will be off. The lights have been reverse biased at -2 volts by CR701-CR703 and by R723, to insure that the lights will be off when the flip-flops are in the "0" state. C704, C705 and C707




Figure 3-4. 20-Bit Shift Register Assembly

are used as filter capacitors between the power voltages.

3-5.9 The 20-Bit Shift Register has a building capacity, in that any number of the units can be connected in series, to permit the use of any number of bits to a word.

#### 3-6. RECORDER CONTROL CHASSIS, MEC MODEL 78-9A (Figures 9-9 and 9-10)

The Recorder Control chassis contains a two position switch with OPERATE and PLAYBACK positions. The Receiver Register may function either in the data mode or the test mode depending upon the position of the Control chassis selector switch. During the playback operation, the selector switch of the Control chassis must be in the DATA position. With the Recorder Control switch in the PLAYBACK position data from the tape recorder is fed into the data input lines of the Data Line Amplifier. Indicator lamp 1901 is on during the playback operation to warn the operator he is not receiving data from the transmission line.

## CHAPTER IV

The following procedure is a series of steps to be taken in setting up and operating the Model 78 Receiver Register:

- a. Ensure that a-c power is entering the rack through the input power connector, J15, and place S1 the base switch, in ON position. The indicator light should come on.
- b. Place the POWER switch (on CONTROL Chassis) in the ON position. The POWER ON indicator should light.
- c. By using the VOLTAGE SELECTOR switch and panel meter, check all d-c power supply voltages. All should read between 9.5 and 10.5.
- d. Select the test pattern (all 1's) with the TEST SELECTOR switch. The red TEST lamp should come on.
- e. Press TEST START pushbutton. All Shift Register panel bit lights should come on. Indicator light HOLD RELAYS on the Control panel should flicker at approximately 3cps. It is best to observe the D-A hold-relays output pulses at panel test jack TJ601-#16 with an oscilloscope. Pulses should be -17 volts  $\pm$  3 volts. Pulse width should be 5 millisecond,  $\pm$  .5 milliseconds.
- f. Check flip-flop outputs. With normal output load connected, the output can be monitored at pins 1-20 on the panel test jack (TJ 701) on each Shift Register with an oscilloscope. An output level of -7 volts +.5 volts represents a "0". Flip-flops should be reset at EOW time and set approximately 10 microseconds later. A more rigorous check may be run by removing the normal output loads and substituting a test cable terminated on a terminal board. See Chapter 8, Wire List, for pin connections. Load each flip-flop in turn, and observe the output for the proper levels.
- g. Select operate (DATA) mode with the selector switch. TEST indicator (1601) goes out. The Model 78 is now ready to operate.

# CHAPTER V INSTALLATION

#### 5-1. PHYSICAL PLACEMENT

The physical installation of the Model 78 Receiver Register should be such as will properly fulfill all the requirements of stability, weight and ease of servicing as are outlined in those chapters dealing with such specifications. Thus, in Chapter 2, the gross weight, input and output terminals and other factors should govern the placement or positioning of the equipment. Leveling of the Register is not excessively critical, only dictated by the ordinary requirements of stable flooring. The base may be fastened to lugs embedded in the concrete; or some cleat arrangement may be fashioned, if so desired. Because of some potentiometer and oscillator slug adjustments which may be necessary on certain chassis, and which are mentioned in Chapter 6 and in the Appendix, it is necessary to allow clearance for swinging open the rear rack door. With some chassis units, it may be found easier to remove a blank panel in front in order to reach such adjustment points. In any case, caution must be observed in the vicinity of high voltages, as may be the case near power supplies.

#### 5-2. POWER INPUTS

Power input requirements are mentioned in some detail in Chapter 2, and wire sizes for the rack wiring are given in the Wire List, Chapter 8. Note also, as is mentioned in Chapter 4, that there is a main power switch, Sl, at the rear connector panel in addition to the one on the front Control panel.

# CHAPTER VI

#### 6-1. PREVENTATIVE MAINTENANCE

Preventative maintenance is recommended for the following parts of the equipment:

- a. The Blower filter should be removed and cleaned in a solution of warm water and detergent at least every 30 days.
- b. The various electronic tubes should be tested periodically.

No other preventative maintenance is recommended.

#### 6-2. MALFUNCTIONS

Malfunctions of individual parts are to be expected and can be located by trouble-shooting using common test equipment (voltmeters, ohmeters, ammeters, oscilloscopes, etc.). Many of the malfunctions can be located by merely observing the many neon lamps located on the front panels.

#### 6-3. ADJUSTMENTS

- 6-3.1 Control Chassis There are two adjustments to be made in the Control Chassis. One is an adjustment of R610, which adjusts the frequency of the lkc oscillator used in the test modes. While observing the waveform on pin 7 of N602 with an oscilloscope, R610 should be adjusted to provide approximately lkc output. The other adjustment is an adjustment for the delay time of N613. R632 should be adjusted until this delay time is 1 millisecond, as observed with an oscilloscope on pin 7.
- 6.3.2 Data Line Amplifier The adjustment procedure for the Data Line amplifier is discussed in detail in the Theory of Operation Chapter.
- 6-3.3 The various adjustments that have been discussed in this instruction manual should be checked periodically to insure their accuracy.

CHAPTER VII
PARTS LIST

#### The MEC Model 78 Receiver Register consists of the following assemblies:

Quantity	Assembly
1	MEC Model 71-8A Data Line Amplifier
1	MEC Model 78-6A Control Chassis
7	MEC Model 76-7A 20-Bit Shift Register
1	MEC Model 165-4C Power Supply
1	MEC Model 76-9A Power Supply
1	MEC 78-1AAA Connector Bracket
1	Blower
1	MEC Model 78-9A Recorder Control Chassis

ITEM NO.	2 REFER. DESIG-		STOCK NO	4 MFG. AND PART NO.	5 DESCRIPTION	UNIT PER ASSY.	7 PROCURE- MENT CODE
6-1	NATOR			MEC	ASSEMBLY CONTROL	1	CODE
0-1				78-6A			
6-2	C605, C607 C611, C618 C621, C622			MIL, CM-19B-102K	CAPACITOR, Pixed Mica, 1000μμε 500 vdc ±10%	1	
6-3	C602, C603			Cornell Dubilie PM4S2		2	
6-4	C604		ļ,	MIL CM-19B-271K	CAPACITOR, Pixed Mica, 270 \(\mu\mu\mu\) 500 vdc \(\pm\)10%	1	1
6-5	C608			MIL CM-19B-202K	CAPACITOR, Fixed Mica, 2000μμί 500 vdc ±10%		
6-6	C609	1		Cornell Dubilio PM4S5		1	
6-7	C610, C626			MIL CM-19B-152K	CAPACITOR, Fixed Mica, 1500 \(mu\mu\text{if 500 vdc \pm 10%}\)		
6-8	C614, C616 C624, C606 C628			Cornell Dubilio		5	
6-9	C628 C615, C625			G. E. 29F519-G4	CAPACITOR, Tantalum, 141 100 vdc, with Insulating Sleeve.	1	
6-10	C617			Fansteel F308-1	CAPACITOR, (Blu-Cap) 100µf 30 vdc	,	
6-11	C619			Cornell Dubilion PM4Pl		1	
6-12	C620			Cornell Dubili PM4P5			
6-13	C623			MIL. CM-19B-302K	CAPACITOR, Fixed Mica, 3000μμε 500 vdc ±10	70 1	
6-14	C627, C612			Fansteel F110-1	CAPACITOR, (Blu-Cap) 10 \(\mu\)f 25 vdc, with insulating Sleeve.	2	l
6-15	C601			MIL CM-19B-502K		1	
6-16	C613			Fansteel F318-1	CAPACITOR, (Blu-Cap) 25\mu 125 vdc	1	
6-17	CR603- CR614			Transitron T12G or Clevite CTP-503		12	
6-18	CR615- CR617 CR601 CR602			G. E. IN1692	οιφο ε	9	
6-19	CR618			International Rectifier IN703	οιφοτ		\
6-20	CR619			G. E. IN1695	DIODE	Ì	L
6-21	DS601			MEC 16-102	LAMP, Neon	ŀ	1
6-22	DS602			Eldema 1CG12-4535	LAMP, Neon to Spec. 21C-3864-7	-	1
6-23	F601			Bussmann AGC	FUSE 1 Amp	1	1
6-24	1601			Dialight Corp	LAMP, Incandescent, Candelabra Base, 12V		1
6-25	M601 M606			MEC MN-11	CORE, Magnetic		6

11	2			4	5 DESCRIPTION	6 UNIT	7 PROCURE
ITEM NO.	REFER. DESIG- NATOR	CLASS	STOCK NO.	MFG. AND PART NO.	1 2 3 4 5 6 7	PER ASSY.	MENT
-26	M607			MEC MN-13	CORE, Maghetic	1	
3-27	N601			MEC TN-57	TRANSISTOR NETWORK	2	
	N602 N606			MEC TN-150	TRANSISTOR NETWORK	1	
6-29	N603			MEC TN-90B	TRANSISTOR NETWORK	1	
6-30	N604	<u> </u>		MEC TN-28 MEC	TRANSISTOR NETWORK	11	
6-31	N605, N607 N608, N610- N617			TN-138B			
6-32	N609			MEC TN-130B	TRANSISTOR NETWORK	1	
6-33	N618			MEC TN-58	TRANSISTOR NETWORK	1	
6-34	P601			Cannon DD-50P	PLUC   RESISTOR, Fixed composition, 22K ±10% 1/2W		
6-35	R601, R609 R614, R647 R648			MIL RC20GF223K			
6-36	R602, R603 R612, R617 R620, R625 R627, R635			MIL RC20GF332K	RESISTOR, Fixed composition, 3300Ω ±10% 1/2	.W 8	
6-37	R604, R621 R624, R631 R633, R638 R649, R656	3		MIL RC20GF102K	RESISTOR, Fixed composition, 100K ±10% 1/2		
6-38	R605			MIL RC20GF471K	RESISTOR, Fixed composition, 470Ω ±10% 1/2	ļ	١
6-39	R606			MIL RC20GF472K		1	
6-40	R607, T61 R618, R62 R637, R64	2		MIL RC20GF473K	RESISTOR, Fixed composition, 47K ±10% 1/2V	<b>'</b>	6
6-41	R637, R64			MIL RC20GF152K			1
6-42	R610			Allen Bradle JLU-2531 or JA1L040S253			1
6-43	R613, R62 R628, R62 R646			MIL RC20GF333K	RESISTOR, Fixed composition, 33K ±10% 1/2		5
6-44		6		MIL RC20GF103K	RESISTOR, Fixed composition, 10K ±10% 1/2	_   ·	3
6-45	R616, R62 R630, R64 R645			MIL RC20GF102F		j	6
6-46				MIL RC20GF1633	RESISTOR, Fixed composition, 16K ±5% 1/2W		1
6-47	R632			Allen Bradle JLU-5031 of JA1L040550	.		

	2	1	3	4	5	6	7
ITEM NO.	REFER. DESIG- NATOR	CLASS	STOCK NO	MFG. AND PART NO.	DESCRIPTION 1 2 3 4 5 6 7	UNIT PER ASSY.	PROCUM MENT CODE
9-1				MEC 78-9A	ASSEMBLY, RECORDER CONTROL		
9-2	1901			Dialight Corp. 6S6	LAMP, Incandescent, Candelabra Screw Base	1	
9-3	P901			Cannon DD-50P	PLUG, Male, 50 pin contact, 5 amp rating	1	
9-4	S901			Centralab PA-2021	SWITCH, ROTARY, Non-shorting	1	
9-5	X1901			Dialight Corp. 514001-113	INDICATOR HOLDER	1	
9-6	İ			Whitso K-105	клов	1	

.

ITEM	2 REFER.	 STOCK	4 MFG. AND	5 DESCRIPTION	UNIT	PROCUR
NO.	DESIG- NATOR	NO.	PART NO.	1 2 3 4 5 6 7	PER ASSY.	MENT CODE
-48	R634		MIL RC20GF101K	RESISTOR, Fixed composition, 100Ω ±10% 1/2W	1	
-49	R639		MIL RC20GF224K	RESISTOR, Fixed composition, 220K ±10% 1/2W	1	
-50	R642		MIL RC20GF273K	RESISTOR, Fixed composition, 27K ±10% 1/2W	1	
-51	R651		I.R.C. MDC	RESISTOR, Precision, 51.4K ±1% 1/2W	1	
-52	R652		I.R.C. MDC	RESISTOR, Precision, 12K ±1% 1/2W	1	
-53	R653		I.R.C. MDC	RESISTOR, Precision, 17K ±1% 1/2W	1	
-54	R654		I.R.C. DCC	RESISTOR, Precision, 20K ±1% 1/2W	1	
-55	R655		I.R.C. MDC	RESISTOR, Precision, 85K ±1% 1/2W	1	
-56	S601		Centralab PA-2013	SWITCH, Retary	1	
-57	S602-S605		Micro 2PB11	SWITCH, Pushbutton	4	
-58	S606		Carling 2GL63-73	SWITCH, Toggle, DPDT  SWITCH, Rotary	1	
-59	S607 TJ601		Centralab PA-2003 Cannon	CONNECTOR	1	
-61	MV601		DD-50S Beede			
-01	1001		E-25	METER, 1.2 MA, (Scale 0-12) Horizontal	1	
5-62	XDS602	1	Eldema 11H4593	INDICATOR HOLDER	1	
6-63	XF601		Bussmann HKP	FUSE HOLDER	1	
6-64	X1601		Dialight Corp. 514001-111	INDICATOR HOLDER	1	
-65	XM601- XM607		JAN TS103P02	SOCKET, 9 Pin, Mica filled	7	
6-66	XN601- XN618		JAN TS101P01	SOCKET Octal, Mica filled	18	
6-67			Eldema 11H-4119	LENS CAP (Red)	1	
6-68			Whitso K-105	киов	2	
	j 					
		1	1		I	1

ITEM NO.	REFER. DESIG-	CLASS	STOCK NO.	MFG. AND PART NO.	DESCRIPTION 2 3 4 5 6 7	UNIT PER ASSY.	PROCURE- MENT CODE
)-1	NATOR	<del>                                     </del>			SSEIMBLY, POWER SUPPLY (-17V and -20V)	1	
2-2	C901- C905 C906			Mallory 20-71937	CAPACITOR, Computer Grade, 4000 \( \mu \) 60 vdc 2-1/16 x 4-1/2, Alum. can with Acetate Sleeve.	6	
9-3	C907			Cornell Dubilier PM4P5	CAPACITOR, Fixed, Mylar, .5 \(\mu \)f 400 vdc	1	
9-4	C908			Mallory 20-71844	CAPACITOR, Computer Grade, 15,000\(mu f \) 15 vdc 2-9/16 x 4-1/4 Alum. can with Acetate Sleeve	1	
9-5	CR901 CR902			G.E. ZJ50B(C60)	DIODE, 100 V	2	
9-6	CR903			Westinghouse IN1200	DIODE,	1	
9-7	CR904- CR907 CR909- CR911			G. E. IN1692	DIODE	7	
9-8	CR908			G.E. 4JA211BB1AC1	RECTIFIER	1	
9-9	L901			Sterling Trans. T3891	сноке	1	
9-10	N901			MEC TN-160	TRANSISTOR NETWORK	1	
9-11	Q901			Delco 2N443	FRANKISTOR, Lug type Leads)	1 1	
9-12	R901			MIL RC20GF622J	RESISTOR, Fixed composition, 6.2K ±5% 1/2W	1	
9-13	R902			Ohmite CLU-1521 or JA1L040S152UC	POFENTIONETER, 1.5K 2W, Linear Taper	1	
9-14	R903			MIL RC20GF621J	RESISTOR, Fixed composition, 620Ω ±5% 1/2W	1	
9-15	R904			MIL RC20GF331K	RESISTOR, Fixed composition, 330Ω ±10% 1/2V	1	
9-16	R905			Ohmite 0600A	RESISTOR, Fixed, Wire wound, 5Ω 100W (with Mounting Bracket #12)	1	
9-17	R906			MIL RC42GF332K	RESISTOR, Fixed composition, 3.3K ±10% 2W	1	
9-18	R907- R909			Ward Leonard 20F1	RESISTOR, Fixed, Wire wound, 1Ω 20W	3	'
9-19	R910			MIL RC20GF101K	RESISTOR, Fixed composition, 100Ω ±10% 1/2W	1	
9-20	T901			Industrial Trans. MP-8610	TRANSFORMER	1	.
9-21	T902			Sterling Trans	TRANSFORMER	1	
9-22	Т903			Chicago Trans FMS-6	TRANSFORMER	1	· [
9-23	TJ901- TJ903			H.H. Smith	JACK, Midget Banana (Black)	3	3
9-24	XN901			Amphenol 77-MIP-11T	SOCKET, 11 Pin	.   1	\

1	2		3	4	5	6	7
NO.	REFER. DESIG- NATOR	CLASS	STOCK NO.	MFG. AND PART NO.	DESCRIPTION 1 2 3 4 5 6 7	UNIT PER ASSY.	PROCURE- MENT CODE
1-1				MEC 78-1AAA	ASSEMBLY Connector Bracket	1	
1-2	F1 F2			Bussmann Ban	FUSE, 20 amp	2	
1-3	F3			Bussman Ban	FUSE, 2 amp	1	
1-4	11			Dialight 6S6-125V	LAMP, Candelabra, Clear	1	
1-5	·			Amphenol MS-3102A-404P	CONNECTOR,	3	
1-6	J16			Cannon MS3102A-18-13P MS3106B-18-13S MS3057-10A	COUNECTOR, with mating connector and eable clamp	1	
1-7	J1 <b>5</b>			Cannon MS 3102A-18-111 MS 3106B-18-118 MS 3057-10A		1	
1-8	S1			Cutler - Hammer ST52N	SWITCH, L25 v, 25 amp, DPDT	1	,
1-9	XF1 - XF3			Bussmann Typs HPC	PUSEHOLDER	3	
- 1		l	<b>!</b> !				i I
1-10				Dialight Corp. #514001-111	INDICATOR HOUDER	1	
1-11				Allen-Bradley #702A0D92	CONTACTOR	1	
j		ı					l

ITEM	REFER.		STOCK	MFG. AND							DI	5 ESCRIPTION	· · · · · · · · · · · · · · · · · · ·	U	6 NIT	PROCURE-
NO.	DESIG- NATOR	<u> </u>	NO.	PART NO.	1	2	3	4	5	6	7	T			ER SSY.	CODE
-1				MEC 76-7A		AS	S E I	ив	γ,	20	- E	IT SHIFT RE	GISTER		1	
-2	C701			MIL CM-19B-102K			CAI	AC	T	ÓR, 	F	ixed Mica, 1	.000μμf 500vdc <u>+</u>	10%	1	
-3	C702			Cornell Dubilier PM4S1	r								, .01 $\mu$ f 400 vdc		1	
-4	C703			MIL CM-19B-471K									$470\mu\mu$ f 500 vdc	±10%	1	
-5	C704			Fansteel F110-1			ln s	ula	te	d Ca	se	i			1	
7-6	C705 C707			Fansteel F308-1			Ins	ula	te	d C	se				2	
7-7	C706			Cornell Dubilie PM4S5	r		1	ĺ		IPO:	R.	Fixed Mylar,	.05µf 400 vdc		1	
7-8	CR701- CR703			G. E. IN1692				DD							3	
7-9	CR704			Transitron T12G or Clevite CTP-503			DI	DD	E						1	
7-10	DS701 - DS720			MEC 16-102			IN	þio	A	TOF					20	
7-11	M701 - M720			MEC MN-11			cc	RI	ļ,	Mag	ne	tic			20	
7-12	M721			MEC MN-13			cc	RI	<u> </u>	Mag	ne	ttc			1	
7 12	N701		1	l vrc			 		de	dare	<u></u>	NETWORK			20	1
7-13	N701- N720			MEC TN-144				1							1	
7-14				MEC TN-130B								NETWORK			1	
7-15	N722			MEC IN-58							ŀ	NETWORK		•	1	
7-16	N723			MEC TN-138B								NETWORK			1	
7-17 7-18	P701 R701-		<u> </u> 	Cannon DD-50P MIL				U		d <sub>P</sub>	F	ited composit	ion, 27K ±10% 1	1/2W	20	
7-18 7-19	R701- R720 R721			RC20GF273K				1					tion, 27K ±10% 1		2	
7-19	R722 R723			RC20GF103K									tion, 1.8K ±10%	1	1	
7-20 7-21	R724			RC20GF182K				1	1			Ì	tion, 3.3K ±10%		1	
7-22	R725			RC20GF332K MIL						1			tion, 16K ±5% 1,	-	1	
7-23				RC20GF163J MIL				1		1			tion, 1K ±5% 1/2		2	
7-24	R728			RC20GF102J MIL				1			1	į.	tion, 160Ω ±5%	- 1	1	
				RC20GF161J Cannon			1			сст					1	
7-25	TJ701		1	1 55 505	ı	1	- 1	1	1	1	1	1		ı		1
7-25 7-26				DD-50S JAN			s	oci	ĶΕ	т, ч	9 F	in Miniature,	Mica filled		21	

11	2	1	3	4	5	6	7
ITEM NO.	REFER. DESIG- NATOR	CLASS	STOCK NO.	MFG. AND PART NO.	DESCRIPTION 1 2 3 4 5 6 7	UNIT PER ASSY.	PROCURE- MENT CODE
7-27	NATOR  XN701- XN723			JAN TS101P01	SOCKET, Octal, Mica filled	23	CODE
: -							

8 -1		MEC 71-8A	ASSEMBLY, Data Line Amplifier	]	
8-2	C801 C803	Cornell Dubilier PM 4Sl	CAPACITOR, Fixed Mylar, .01\(\mu\)i, 400 vdc	2	
8-3	C826 C827	Cornell Dubilier PM 4S2	CAPACITOR, Fixed Mylar, .02μf, 400 vdc	2	
8-4	C811- C814	Cornell Dubilier PM4Pl	CAPACITOR, Fixed Mylar, .1\mu f, 400 vdc	4	
8-5	C802 C837	Cornell Dubilier PM6D5	CAPACITOR, Fixed Mylar, .005 \mu i, 600 vdc	2	
8-6	C804 C805 C815	Cornell Dubilier PM2P47	CAPACITOR, Fixed Mylar, .47 μf, 200 vdc	3	
8-7	C824	Cornell Dubilier PM4S5	CAPACTOR, Fixed Mylar, .054f, 400 vdc	1	
8-8	C806	Mil CM-19B-501K	CAPACITOR, Fixed Mica, 500μμί, 500 vdc	1	
8-9	C807 C809 C810	Mil CM-19B-202K	CAPACITOR, Fixed Mica, 2000μμf, 500 vdc	3	
				}	

17544	2		etock	4	5 DESCRIPTION	UNIT	7 PROCURE
NO.	REFER. DESIG- NATOR	CLASS	STOCK NO.	MFG. AND PART NO.	1 2 3 4 5 6 7	PER ASSY.	MENT CODE
3-10	C817 - C819 C821 C825 C828			Mil CM-19B-101K	CAPACITOR, Fixed Mica, 100μμf ±10%, 500 vdc	6	
8-11	C816			Mil CM-19B-501K	CAPACITOR, Fixed Mica, 500 μμf ±10% 500 vdc	1	
8-12	C820			Mil CM-19B=152K	CAPACITOR, Fixed Mica, 1500 μμf, ±10% 500 vdc	: 1	
8 -13	C829 - C831			Mil CM-19B-560K	CAPACITOR, Fixed Mica, 56 μμf, ±10%, 500 vdc	3	
8-14	C808 C832 C833			Aerovox AEP8J	CAPACITOR, Fixed 40 μf, 450 v, Plug-in	3	
8-15	C834			Aerovox AEP88J	CAPACITOR, Fixed, 40-4014, 450 v, Dual Plug In	1	
8-16	C822			Mil CM-19B=102K	CAPACITOR, Fixed Mica, 1000 444f, ±10% 500vdc	1	
8 -17	C823			Mil CM-19B-471K	CAPACITOR, Fixed Mica, 470μμf, ±10% 500 vdc	1	
8-18	C835			Mil CM-19B-470K	CAPACITOR, Fixed Mica, 47μμf, ±10% 500 vdc	1	
8 -19	CR801- CR804 CR809- CR815			Hughes HD6227		111	
8-20	CR816 - CR824			G. E. IN1695	DIODE	9	
8-21	CR805- CR808			Pacific Semi-Conducto PC 030	DIODE	4	
8-22	F801			Bussmann AGC	FUSE, 1 amp	1	
8-23	D5801- D5804			Eldema ICG12-4535	LAMF, Neon to Spec. 21C-3864-7	4	
8-24	L801 L802			UTC MQA-17	NDUCTOR, 10 hy, 7 ma. max.	2	
8-25	L803			UTC HVC-8	NOUCTOR	1	
8-26	P801			Cannon DD-50P	PLUG Male, 50 Pin contact, 5 amp. rating	1	
8-27	R802			Mil RC20GF434J	RESISTOR, Fixed Composition, 430K, ±5% 1/2 w	1	

NO.	REFER. DESIG- NATOR	CLASS	STOCK NO.	MFG. AND PART NO.	DESCRIPTION 1 2 3 4 5 6 7								UNIT PER ASSY.	PROCUR MENT CODE							
		+	<del> </del>	N/41	<del>                                     </del>		_		<del></del>		1	_	_				346**		1/2	├──	1
8-28	R803 R809	1		Mil RC20GF244J		Ì	R	251	ST	₽R,	F	1#6	ed c	omp	ositi	on,	240K,	±5%	1/2 w	5	
- 1	R811		1 1	RC20GF 2443		- 1	l				ļ									İ	
1	R820										ŀ	1								l	
ļ	R821	ì										١									
8-29	R805		1	Mil			R	SI	ST.	DR.	F	ık.	ed (	Comi	oositi	ion.	100K.	±10%	6 1/2 w	17	
1	R883	1	į	RC20GF104K					I	1		Ŧ							., .,		
1	R823	Ì			li				1		1										
1	R825		1						ļ	1	1										
1	R826	1							1											1	l
1	R829 R831	1							1			-								i	ŀ
i	R834-				1						Ì									[	
]	R837	1			1 1				1	1	1									l	l
1	R861				1 1				1	ł	1									l	
	R866				ΙÍ				1			1								1	l
	R877				ΙÌ				ŀ	l		1								ł	
	R880				ł I	- 1						Ī								i	1
	R881				1					1	1	1								1	ĺ
	R854																				
8-30	R806			Mil			RI	csī	\$Т	φR,	F	ik	ed	Com	positi	lon,	56K,	±10%	, 1/2 w	3	1
- 1	R830			RC20GF563K				l				-								1	
	R859				ll	- 1			1	1	l									1	
8-31	R807			Mil			DI	Let	Į,	4	١,	٦,١	~4			ion	1201	1100	% 1/2 w	3	
• • •	R862		ĺ	RC20GF124K			11.1	֡֓֓֓֓֓֓֓֓֓֓֓֡֟֓֓֓֓֓֓֓֓֓֓֓֓֓֡֓֓֓֡֓֓֓֡֓֡֓֓֡֓	T	Υ.`'	' ↑	1	eu	COIII	positi	ion,	12011,	, IIU,	/0 1/2 W	,	
l	R865	1			ll				1												
ļ		1	1		1 1																1
		ľ	ł		1 1							1									1
i			1	ļ					ļ	1	1										
-			ļ							1	1	Ţ									1
ł					H							-									
'		•	•	•				•		•	•	•								•	•
8-34			1	Mil			R	ES	1157	ŀря	١,	F :	ĸed	com	posi	tion,	220F	ζ, ±1(	0% 1/2 v	v 2	1
1	R819	İ	ļ	RC20GF224K					1		1	- 1									
8-33	R816			Mil			R	Es	าเรา	-he	Ji	FiL	red.	com	nosit	ion.	1K ±1	10% 1	/2 w	1	1
05	1(010	Į.	1	RC20GF102K		l	<b> </b> ^`	Γ	T		' '	Ī		-	рови	1011,		. 0 /0 1 /		1	
					'		1				İ	- 1									
8-34			1	Mil	1		R	ES	ijs i	PЯ	١,	F	ĸed	com	posi	tion,	62K	±5%	1/2 w	6	
	R818		İ	RC20GF624J	1	l	İ	1	1		ļ	- 1									
	R833 R868							1			1										
	R869		i						1		1	ı								ì	1
	R871	-	İ		1			l	1	1										1	1
							İ														
8-35		-	1	Mil		l	R	ES	IS?	· ÞR	, []	Γi	ced	com	posit	ion,	200K	, ±5°	% 1/2 w	4	
	R839		ı	RC20GF204J		]		1		1										1	
	R845	1	1				1					-									
	R851		1									ĺ									
8-36	R832			Mil			R	Es	<b>i</b> b1	rbr	۱,۶	F	xed	com	nposi	tion,	620	K ±5	% 1/2 w	9	1
	R838	- 1	1	RC20GF624J			1	1	1	1					•				-	1	1
	R844	1	1	1	1		1	l				ı									1
	R850	1			1	1					1									1	
	R863			İ	1	1	1		1	1	ĺ	ļ								1	
	R864 R867		1			l	1					1									1
	R870		1				1	1			ļ	Į									
	R872	1	1		1		1			1	ĺ										1
		]								1	1									1	
8-37	R855	1		Mil			R	ES	15.	r <b>p</b> r	<b>.</b>	Fi	ced	com	posit	tion,	820F	£109	% 1/2 w	1	
	1			RC20GF824K		1	1		-		-	- [									1
			1																	[	
		1																			
	]			ŀ																	
	]																				
		l l	I	1	- 1	1	1	1	- 1	- 1	- 1									1	1

	REFER.	CLASS	STOCK	MFG, AND	5 DESCRIPTION	UNIT	PROCURE-
NO.	DESIG- NATOR	CLASS	NO.	PART NO.	2 3 4 5 6 7	PER ASSY.	MENT CODE
8-38	R857	1		Mil RC20GF333K	RESISTOR, Fixed composition, 33K ±10%, 1/2 w		
8-39	R810			Mil RC20GF202J	RESISTOR, Fixed composition 2K, ±5% 1/2 w	1	
3-40	R808 R856 R858			Mil RC20GF105K	RESISTOR, Fixed composition, 1M ±10% 1/2 w	3	
3-41	R824 R827			Mil RC20GF124K	RESISTOR, Fixed composition, 1.2M, ±10% 1/2 w	2	
8-42	R860			Mil RC20GF222K	RESISTOR, Fixed composition, 2.2K, ±10% 1/2 w	1	
8-43	R814			Mil RC42GF222K	RESISTOR, Fixed composition, 2.2K, ±10% 2 w	1	
8-44	R840 R841 R846 R847 R852 R853			Mil RC42GF433J	RESISTOR, Fixed composition, 43K, ±5%, 2 w	6	
8-45	R842			Mil RC20GF205J	RESISTOR, Fixed composition, 2M, ±5% 1/2 w	1	
8-46	R873 R874			Mil RC42GF101K	RESISTOR, Fixed composition 100Ω ±10% 2W	2	
	R879			Mil RC42GF511J	RESISTOR, Fixed composition, 510Ω ±5% 2 w	1	
8-48	R875			Ward Leonard	RESISTOR, Fixed, wire wound 8K, 10w	1	
8-49	R878			Ward Leonard	RESISTOR, Fixed, wire wound 3K, 10w	1	
8-50	R876			Mil RC42GF202J	RESISTOR, Fixed composition, 2K, ±5%, 2 w	1	
8-51	R849 R843			Allen Bradley JAIL 040S255W	POTENTIOMETER, 2.5M 2w, Linear Taper	2	
8-5	R822			Allen Bradley JAIL040S503U	POTENTIOMETER, 50K, 2w, Linear Taper	1	
8-5	3 R801			Allen Bradley JAIL040S104U	POTENTIOMETER, 100K, 2W Linear taper	1	
8-5	4 R804			Mil RC20GF271K	RESISTOR, Fixed Composition 270Ω ±10% 1/2 w	1	
8-5	5 R812			Mil RC20GF432K	RESIST R, Fixed composition, 4.3K, ±10% 1/2	w   1	
8-5	6 R813			Mil RC20GF473K	RESISTOR, Fixed composition, 47K, ±10% 1/2 w	1	
	7 0040			Mil	RESISTOR, Fixed composition, 1M, ±5% 1/2 w	1	
8-5	7 R848			RC20GF105J		ļ	- 1

NO.	REFER. DESIG- NATOR	CLASS	STOCK NO.	MFG. AND PART NO.	DESCRIPTION 1 2 3 4 5 6 7	UNIT PER ASSY.	PROCUR MENT CODE
8-59	T801			Triad JO-13	TRANSFORMER	1	
8-60	Т802		<u>.</u>	Chicago Std. PHC-60	THANSFORMER	1	
8-61	TJ801			Cannon	CONNECTOR, Female, 50 Pin Contact, 5 amp	1	
8-62	V801			Comm. 6660	TUBE, Electron	1	
8-63	V802 V803 V805- V807			Comm. 5963	TUBE Electron	5	
8-64	V804 V808- V811			Comm 12AT'7	TUBE, Electron	5	
8-65	V812 V815			Comm. OB2	TUBE, Electron, voltage regulator	2	
8-66	V813 V814			Comm. OA2	TUBE, Electron, Voltage Regulator	2	
8-67	XC808 XC832 XC833			Jan TS101PO1	SOCKET, Octal, mica filled	3	
8-68	XDS801- XDS804		<b> </b>	Eldema 11H4593		4	
8-69	XF801			Bussmann HKP	FUSE halder	1	
8-70	XV802- XV811			Jan TS103PO1	SOCKET, 9 Pin Miniature, Mica Filled	10	
8-71	XV801 XV812- XV815			Jan TS102PO1	SOCKET, 7 Pin miniature, Mica Filled	5	
8-72				Jan TS102U02	SHIELD, Tube	1	
8-73				Jan TS102U03	SHIELD, Tube	4	
8-74				Jan TS103U02	SHIELD Tube	10	
8-75				Eldema 11H-4110	LENS Cap (Translucent)	3	
8-76				Eldema 11H=4119	LENS Cap (Red)	1	

1 2 3 4 5  ITEM REFER. CLASS STOCK MFG. AND DESCRIPTION NO. DESIG- NO. PART NO.	6	7
NO. DESIG- NATOR NO. PART NO. 1 2 3 4 5 6 7	UNIT PER ASSY.	PROCURE- MENT CODE
1 MaLean 2EB508C Accident Accident BLOWER	1	CODE

C	REFER. DESIG- NATOR	CLASS	STOCK NO.	MFG. AND PART NO.	1 2						SCRIPTION	UNIT	PROCURE MENT
4-2 C							4	_ 5	6	7		ASSY.	CODE
				MEC 165-4C	A S	SE	мв	I,Y	, P	ow	ER SUPPLY	1	·
4-3 0	C401 C402 C421-C423			Mallory 20-71937							Computer Grade, $4000\mu$ f $60$ vdc, Alum. can with acetate sleeve.	5	
C	0403 0425 0443 0444			Cornell Dubilie PM4S1	r	CA	PA	CI	roı	k, :	Fixed, Mylar, $.01 \mu f$ 400 vdc	4	
4-4 C	C424			Cornell Dubilie PM4P1	r		1	1			fixed, Mylar, $.1\mu\mathrm{f}$ 400 vdc	1	
1 -	C404 C426			Fansteel F308-1		CA	IPΑ	CI,	roı	1, 1	Blu-cap, 100 <i>µt</i> 30 vdc	2	
	C441 C442			Mallory 20-71855		CA 2-	ΡΑ 1/1	CI'	TOI 4-	, ( /2	computer Grade, 2000 $\mu$ f 100 vdc, Alum. can with acetate sleeve.	2	
4-7 C	C445			Fansteel F316-1		CA	PA	CI	roı	<b>i</b> , 1	Blu-cap, 30\(\mu f\) 100 vdc	1	
	CR401 CR421			G.E. 4JA211AB1AC2				IF				3	
	CR402 CR422			International Rectifier IN1519		DI	φD	ŧ,	Zei	er	(1Z4.7)	2	
4-10 C	CR442			International Rectifier IN1524		DI	φD	Ė,	Zei	er	(1Z12)	1	
4-11 F	F401 F403			Bussmann AGC		F	JSE	1	Ar	р		2	
4-12 F	F <b>4</b> 02			Bussmann AGC		FU	JSE	3	An	P		1	
4-13	F404			Bussmann MDX		FI	USI	E F	us	etr	on, Slo-Blow, 3 Amp.	1	
4-14 F	P401			Cannon DD-50P			LÜ					1	
4-15	Q423 Q442			Delco 2N553			1			1	(Mount with Parts #100 & #101)	2	
(	Q401 Q421 Q441 Q422			Delco 2N443		Т	RA:	NSI	STO	R,	(Lug type Leads)	4	
4-17	•			G. E. 2N525		Т	RA	NSI	STO	OR.		4	
4-18				Sylvania 2N377A		Т	RA	NSI	STO	OR		3	
4-19	R401, R402 R421A R421B R441 R442			Ward Leonard 5X1							xohm, 1Ω 5W	6	
4-20	R403 R443			Ward Leonard		1				1	xiohm, 2Ω 5W	2	
4-21				MIL RC42GF102K		R	ES	IST	OR	, F	ixed composition, 1K ±10% 2W	3	

1 ]	2		3	4	5	6	7
ITEM NO.	REFER. DESIG- NATOR	CLASS	STOCK NO.	MFG. AND PART NO.	DESCRIPTION 1 2 3 4 5 6 7	UNIT PER ASSY.	PROCURE MENT CODE
-22	R405			MIL RC42GF151K	RESISTOR, Fixed composition, 150Ω ±10% 2W	1	,
-23	R406			MIL RC20GF681K	RESISTOR, Fixed composition, 680Ω ±10% 1/2W	1	
-24	R407 R428 R447			MIL RC20GF101K	RESISTOR, Fixed composition, 100Ω ±10% 1/2W	3	
-25	R408			MIL RC20GF122K	RESISTOR, Fixed composition, 1.2K ±10% 1/2W	1	
-26	R409 R430 R449			MIL RC20GF822K	RESISTOR, Fixed composition, 8.2K ±10% 1/2W	3	
-27	R410 R431 R450			MIL RC20GF621J	RESISTOR, Fixed composition, 620Ω ±5% 1/2W	3	
-28	R411 R432			MIL RC20GF472K	RESISTOR, Fixed composition, 4.7K ±10% 1/2W	1	
-29	R412			MIL RC32GF121K	RESISTOR, Fixed composition, 120Ω ±10% 1W	1	
-30	R414 R435			Chicago Tel. RA20LASB250A	POTENTIOMETER, 25Ω 2W	2	
1-31	R415			MIL RC32GF820J	RESISTOR, Fixed composition, 82Ω ±5% 1W	1	
-32	R413			MIL RC42GF131J	RESISTOR, Fixed composition, 130Ω ±5% 2W	1	
-33	R422			Ward Leonard 10F1	RESISTOR, Fixed, Wire wound, 1Ω 10W	1	
1-34	R423 R424			Ward Leonard 10F2	RESISTOR, Fiked, Wire wound, 2Ω 10W	2	
-35	R426 R437	j		Ward Leonard 10F150	RESISTOR, Fixed, Wire wound, 150Ω 10W	2	
-36	R427 R446			MIL RC32GF681K	RESISTOR, Fixed composition, 680Ω ±10% 1W	2	
-37	R429 R448			MIL RC32GF122K	RESISTOR, Fixed composition, 1.2K ±10% 1W	2	
-38	R433 R416			MIL RC42GF271K	RESISTOR, Fixed composition, 270Ω ±10% 2W	2	
- 39	R436			MIL RC32GF510J	RESISTOR, Fixed composition, 51Ω ±5% 1W	1	
-40	R434			MIL RC42GF181J	RESISTOR, Fixed composition, 180Ω ±5% 2W	1	
<b>-4</b> 1	R451			MIL RC42GF302J	RESISTOR, Fixed composition, 3K ±5% 2W	1	
4-42	R453			Allen Bradley JLU-1011 or JA1L040S101U	POTENTIOMETER, 100Ω 2W, Linear Taper	1	
-43	R454			MIL RC42GF272J	RESISTOR, Fixed composition, 2.7K ±5% 2W	1	
-44	R455			Ward Leonard 5X500	RESISTOR, Fixed, Axiohm, 500Ω 5W	1	
-45	R452			MIL RC32GF561J	RESISTOR, Fixed composition, 560Ω ±5% 1W	1	:
-46	R445			Ward Leonard 10F250	RESISTOR, Fixed, Wire wound, 250Ω 10W	1	
-47	T401			TTI 5486	TRANSFORMER	1	

1	2	3	4	5	6	7
ITEM NO.	REFER. DESIG- NATOR	STOCK NO.	MFG. AND PART NO,	DESCRIPTION 1 2 3 4 5 6 7	UNIT PER ASSY.	PROCURE MENT CODE
-48	TJ401- TJ404		H.H. Smith	JACK, Midget Banana (Black)	4	
-49	XF401- XF404		Bussmann HKP	FUSEHOLDER	4	
			<u></u>			

CHAPTER VIII
WIRE LIST

						Rev. 7/31/6	1
COLOR							
WIRE							
DENTIFICATION				Control	Input Connector		
IDENTI	Switch	182	1 1	Recorder Co	Recorder In		
CABLE							
PAGE DESTINATION	53 (\$\displays{1}{\displays{2}}\$	55	56	57-58	59		
BEFERENCE XERAWAK		TB2	K1	312	111		ES:
Z Š O Š							NOTES

,

.

	COLOR																	 								
	WIRE SIZE																	 								
INDEX	CABLE IDENTIFICATION	SR #1	SR #2	SR #3	SR #4	SR #5	SR #6	SR #7	Control	Data Line Amp	Power Supply	Power Supply	Power Connector	Signal Input	Signal Output	Signal Output	Signal Output	104	-20 Volt Bus	+12 Volt Bus	O Volt Bus	Power Indicator	Fl Fuse	F3 Fuse	F2 Fuse	
	PAGE DESTRIBATION C	3-4	5-7	8-10	11-13	14-15	16-18	19-21	22-25	26-28	29-31	32-33	34	35	36-38	39-41	42-44	45	46	47	48	49	50	51	52	
	REFERENCE TENNXILLIAN	11	J2	13	14	15	J6	37	65	111	313	314	315	316	3115	3116	1111	A C 8 -	-20V	+12V	00	11	1.	F3	F2	
	Ž Š O																								·	NOTES

SHI
Output F/F #1
F/F #2
F/F
F/F
£/£
8/E
F/F
8 3/2

=

				SHIFT	T REGISTER	TER #1	
ž č	TERMINAL	DESTINATION	CABLE	IDENTIFICATION	-	WIRE SIZE	COLOR
T	26					,	
	27						
	28						
	29						
	30						
	31						
	32						
	33						
	34	J2-34	7	Core Shift		22	<u>&gt;-</u>
	35						
	36	32-36		F/F Reset Trigger	h	22	0
	37						
	38	J2-38		Read Gate		22	ڻ
	39						
	40	J2-41	-	Core Output		22	W/BR
	‡	19-14	-	Core Input		22	æ 60
	42	J14-17V-3		-17V		20	8/1
	43	J14-17V-3		-17V		20	S/M
	44	+12V Bus#1		+12V		20	<b>æ</b>
	45	J14-0V-3		AO		20	B.K
	46	J14-0V-3		ΛO		20	8K
	47	J14-20V-3		-20V		20	S
	48			-20V			
	67	-85VBus#1		-85V		22	W/BK
	50	Frame		Chassis Ground			
NOTES	ÉŠ			MILGO ELECTRONIC CORPORATION	ONIC CO	RPORATIO	Z
				TOI 1 DIVIN	A 78WL1A	V17	
				WIKE LISI	SHEET 4	ð	SHEETS

					4 14 110	The market page 1 at the		l
Ž Z ≅ O	TERMINAL	DESTINATION	CABLE	IDENTIF	IDENTIFICATION	WIRE	COLOR	ξž
	1	1117-1	7	Output F/F	#1 128	8 22	A-M	· · · · · ·
	71	J117-A	-	Output F/F	#2 127	7 22	1-BC	
	n	J117-2	-	Output F/F	<b>#</b> 3 126	6 22	ÿ <b>≱</b>	
	4	J117-8	-	Output F/F	<b>*4</b> 125	5 22	¥-,	
	ĸ	J117-3		Output F/F	<b>*</b> 5 124	22	0	
	•	J117-C	-	Output F/F	#6 123	3 22	Α	
	-	3117-4	-	Output F/F	#7 122	2 22	38	
	æ	J117-D	-	Output F/F	<b>#</b> 8 121	1 22	9	
	٥	J117-5	-	Output F/F	<b>#9</b> 120	0 22	<b>&gt;</b>	
	10	J117-E	-	Output F/F	#10 119	9 22	•	.,
	11	9119-16	_	Output F/F	#11 118	8 22	λ- <b>μ</b>	
	12	J116-p	-	Output F/F	#12 117	7 22	M-8L	
	13	1116-17	-	Output F/F	*13 116	6 22	9	i <del>-</del>
	14	J116-0		Output F/F	#14 115	5 22	¥-	
	15	1116-18	-	Output F/F	#15 114	22	0-1	
	16	J116-R	-	Output F/F	#16 113	3 22	Α	
	11	9116-19	-	Output F/F	#17 112	2 22		-
	18	J116-S	-	Output F/F	#18 111	1 22	IJ	
	61	J116-20		Output F/F	011 61#	0 22	<b>&gt;</b>	
	20	J116-T		Output F/F	#20 109	9 22	0	
	21							-
	22							
	23							
	24							
- /	25							l
NOTES	Ę			WILGO	MILGO ELECTRONIC CORPORATION MIAMI 47, FLORIDA	CORPORATIO	Z	
				WIRE L	LIST A 78	78WL1A	346	
						١		١.

NAME   TERMINAL   DESTINATION   CABLE   IDENTIFICATION   SIZE   COCCORD						· ·			
1 Jil6-II 1 0utput F/F #1 108 22 N  2 Jil6-K 1 0utput F/F #2 107 22 N  4 Jil6-I2 1 0utput F/F #3 106 22 N  5 Jil6-I3 1 0utput F/F #4 105 22 N  6 Jil6-I4 1 0utput F/F #6 103 22 V  7 Jil6-I4 1 0utput F/F #6 103 22 V  9 Jil6-I4 1 0utput F/F #6 101 22 V  10 Jil6-O 1 0utput F/F #1 102 22 V  11 Jil6-I5 1 0utput F/F #1 109 22 V  12 Jil6-I2 1 0utput F/F #1 100 22 V  13 Jil6-Z 1 0utput F/F #1 100 22 V  14 Jil6-Z 1 0utput F/F #1 100 22 V  15 Jil6-Z 1 0utput F/F #1 100 22 V  16 Jil6-Z 1 0utput F/F #1 100 22 V  17 Jil6-Z 1 0utput F/F #1 100 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	₹ Q	TERMINAL	DESTINATION	CABLE	IDENTIL	-iCATION		WIRE SIZE	COLOR
2 Jil6-K 1 Output F/F #3 106 22 N  4 Jil6-12 1 Output F/F #3 106 22 N  5 Jil6-13 1 Output F/F #4 105 22 N  6 Jil6-13 1 Output F/F #6 103 22 N  7 Jil6-14 1 Output F/F #6 103 22 N  8 Jil6-N 1 Output F/F #6 101 22 N  9 Jil6-N 1 Output F/F #8 101 22 N  10 Jil6-N 1 Output F/F #9 100 22 N  11 Jil5-21 1 Output F/F #1 96 22 N  13 Jil5-22 1 Output F/F #13 96 22 N  14 Jil5-24 1 Output F/F #16 93 22 N  15 Jil5-24 1 Output F/F #16 93 22 N  16 Jil5-24 1 Output F/F #16 93 22 N  17 Jil5-24 1 Output F/F #16 93 22 N  18 Jil5-25 1 Output F/F #19 90 22 N  20 Jil5-3 1 Output F/F #19 90 22 N  21 Output F/F #19 90 22 N  22 22 N  23 24 N  24 25 N  25 N  26 N  27 N  28 N  28 N  29 N  20		1	1116-11	1		#]	108	22	V-W
3 Jil6-12 1 Output F/F #3 106 22 N 4 Jil6-L 1 Output F/F #4 105 22 N 5 Jil6-L 1 Output F/F #5 104 22 N 6 Jil6-M 1 Output F/F #6 103 22 N 7 Jil6-M 1 Output F/F #6 103 22 N 8 Jil6-N 1 Output F/F #6 101 22 N 10 Jil6-N 1 Output F/F #9 100 22 N 11 Jil5-21 1 Output F/F #10 99 22 N 12 Jil5-22 1 Output F/F #13 96 22 N 13 Jil5-22 1 Output F/F #14 95 22 N 14 Jil5-24 1 Output F/F #16 93 22 N 15 Jil5-24 1 Output F/F #16 93 22 N 16 Jil5-24 1 Output F/F #16 93 22 N 17 Jil5-25 1 Output F/F #19 90 22 N 18 Jil5-24 1 Output F/F #19 90 22 N 20 Jil5-1 1 Output F/F #19 90 22 N 21 Output F/F #19 90 22 N 22 22 N 23 25 N 24 25 N 25 N 26 N 27 N 28 N 28 N 29 N 20 N 20 N 20 N 20 N 20 N 20 N 20 N 20		2	J116-K	-		#2	107	22	W-BL
4 Jil6-L 1 Output F/F #4 105 22 1   5 Jil6-l3 1 Output F/F #5 104 22 1   6 Jil6-M 1 Output F/F #6 103 22 1   7 Jil6-l4 1 Output F/F #6 103 22 1   8 Jil6-N 1 Output F/F #8 101 22   10 Jil6-O 1 Output F/F #9 100 22   11 Jil5-21 1 Output F/F #10 99 22   12 Jil5-21 1 Output F/F #11 98 22   13 Jil5-22 1 Output F/F #12 97 22   14 Jil5-23 1 Output F/F #15 94 22   15 Jil5-23 1 Output F/F #16 93 22   16 Jil5-24 1 Output F/F #16 93 22   17 Jil5-25 1 Output F/F #16 93 22   18 Jil5-24 1 Output F/F #19 90 22   20 Jil5-25 1 Output F/F #19 90 22   21 Jil5-25 1 Output F/F #19 90 22   22   23   24   25   25   26   27   28   29   20   20   21   22   23   24   25   26   27   28   29   20   20   20   21   22   23   24   25   26   27   28   29   20   20   20   21   21   22   23   24   25   26   27   28   29   20   20   20   20   20   20   20		ო	3116-12	7		#3	106	22	9 - <u>8</u>
5 Jil6-i3   0utput F/F #5   104   22   105		4	J116-L	~		#4	105	22	¥-¥
6 Jil6-M 1 Output F/F #6 103 22 1 7 Jil6-14 1 Output F/F #7 102 22 8 8 Jil6-N 1 Output F/F #8 101 22 6 9 Jil6-15 1 Output F/F #9 100 22 1 10 Jil6-0 1 Output F/F #10 99 22 1 11 Jil5-21 1 Output F/F #11 98 22 1 13 Jil5-22 1 Output F/F #13 96 22 1 14 Jil5-22 1 Output F/F #14 95 22 1 15 Jil5-23 1 Output F/F #16 93 22 1 16 Jil5-24 1 Output F/F #16 93 22 1 17 Jil5-24 1 Output F/F #16 93 22 22 1 18 Jil5-25 1 Output F/F #19 90 22 22 22 22 22 22 22 22 22 22 22 22 22		ស	J116-13	1		#5	104	22	0-3
7 Jil6-14 1 Output F/F #7 102 22 8  8 Jil6-N 1 Output F/F #8 101 22 0  10 Jil6-0 1 Output F/F #9 100 22 1  11 Jil5-21 1 Output F/F #10 99 22 1  12 Jil5-22 1 Output F/F #12 97 22 1  13 Jil5-22 1 Output F/F #13 96 22 1  14 Jil5-23 1 Output F/F #14 95 22 1  15 Jil5-23 1 Output F/F #16 93 22 1  16 Jil5-3 1 Output F/F #19 90 22 1  17 Jil5-4 1 Output F/F #19 90 22 2  18 Jil5-5 1 Output F/F #19 90 22 2  20 Jil5-7 1 Output F/F #19 90 22 2  21 Output F/F #19 90 22 2  22 23 23 24 25 25 2  23 24 25 25 2		9	3116-M	-		9#	103	22	>
Jil6-N 1 Output F/F #8 101 22  Jil6-15 1 Output F/F #9 100 22  Jil6-0 1 Output F/F #10 99 22  Jil5-21 1 Output F/F #11 98 22  Jil5-22 1 Output F/F #13 96 22  Jil5-2 1 Output F/F #14 95 22  Jil5-Y 1 Output F/F #15 94 22  Jil5-W 1 Output F/F #16 93 22  Jil5-X 1 Output F/F #16 93 22  Jil5-X 1 Output F/F #19 90 22  Jil5-X 1 Output F/F #19 90 22  Jil5-X 1 Output F/F #19 90 22  Jil5-X 1 Output F/F #19 90 22  Jil5-X 1 Output F/F #20 89 22  Jil5-Y 1 Output F/F #20 89 22  Jil5-Y 1 Output F/F #20 89 22  Jil5-Y 1 Output F/F #20 89 22  Jil5-Y 1 Output F/F #20 89 22		~	J116-14	7			102	22	B B
Jil6-15 1 Output F/F #9 100 22  Jil6-0 1 Output F/F #10 99 22  Jil5-21 1 Output F/F #11 98 22  Jil5-22 1 Output F/F #13 96 22  Jil5-22 1 Output F/F #13 96 22  Jil5-23 1 Output F/F #15 94 22  Jil5-24 1 Output F/F #16 93 22  Jil5-24 1 Output F/F #16 93 22  Jil5-24 1 Output F/F #19 90 22  Jil5-25 1 Output F/F #19 90 22  Jil5-25 1 Output F/F #19 90 22  Jil5-25 1 Output F/F #20 89 22		80	J116-N	,			101	22	9
J116-0 1 Output F/F #10 99 22 J115-21 1 Output F/F #11 98 22 J115-22 1 Output F/F #12 97 22 J115-22 1 Output F/F #13 96 22 J115-23 1 Output F/F #15 94 22 J115-3 1 Output F/F #16 93 22 J115-4 1 Output F/F #16 93 22 J115-X 1 Output F/F #19 90 22 J115-X 1 Output F/F #19 90 22 J115-X 1 Output F/F #19 90 22 J115-X 1 Output F/F #20 89 22		0	J116-15				100	22	Λ- <b>*</b>
J115-21 1 Output F/F #11 98 22 J115-0 1 Output F/F #12 97 22 J115-22 1 Output F/F #14 95 22 J115-23 1 Output F/F #15 94 22 J115-24 1 Output F/F #16 93 22 J115-24 1 Output F/F #17 92 22 J115-24 1 Output F/F #19 90 22 J115-25 1 Output F/F #19 90 22 J115-25 1 Output F/F #20 89 22		10	J116-0	-			66	22	¥-BL
J115-U 1 Output F/F #12 97 22 J115-22 1 Output F/F #13 96 22 J115-V 1 Output F/F #14 95 22 J115-23 1 Output F/F #15 94 22 J115-M 1 Output F/F #16 93 22 J115-24 1 Output F/F #17 92 22 J115-25 1 Output F/F #19 90 22 J115-25 1 Output F/F #20 89 22		11	J115-21	7			86	22	Ð- <b>3</b>
Jil5-22		12	J115. U	,			26	22	<b>X-X</b>
J115-V 1 0utput F/F #14 95 22 J115-23 1 0utput F/F #15 94 22 J115-W 1 0utput F/F #16 93 22 J115-24 1 0utput F/F #17 92 22 J115-X 1 0utput F/F #19 90 22 J115-Z5 1 0utput F/F #19 90 22 J115-Y 1 0utput F/F #20 89 22		13	J115-22				96	22	0-3
J115-23 1 Output F/F #15 94 22 J115-W 1 Output F/F #16 93 22 J115-24 1 Output F/F #17 92 22 J115-X 1 Output F/F #18 91 22 J115-25 1 Output F/F #20 89 22 J115-Y 1 Output F/F #20 89		14	J115-V	-			95	22	^
J115-W 1 Output F/F #16 93 22 J115-24 1 Output F/F #17 92 22 J115-X 1 Output F/F #19 90 22 J115-25 1 Output F/F #20 89 22		15	J115-23	1			94	22	BL
J115-24 1 Output F/F #17 92 22 J115-X 1 Output F/F #18 91 22 J115-25 1 Output F/F #20 89 22 J115-Y 1 Output F/F #20		16	J115-W	7			93	22	ڻ ت
J115-X 1 Output F/F #18 91 22 J115-25 1 Output F/F #19 90 22 J115-Y 1 Output F/F #20 89 22		17	J115-24				92	22	7
J115-25 1 Output F/F #19 90 22 J115-Y 1 Output F/F #20 89 22		18	J115-X	-			91	22	0
J115-Y 1 Output F/F #20 89 22		19	J115-25	<b>#</b>			06	22	Λ- <b>*</b>
21 22 23 24 25		20	J115-Y	_			68	22	W-BL
22 23 24 25		21							
23 24 25		22							
24		23							
25		24							
		25							

DESTINATION         CABLE         IDENTIFICATION         WIRE         COOR           J1-34         1         Core Shift         22         Y           J3-34         1         Core Shift         22         Y           J1-36         1         F/F Reset Trigger         22         Y           J1-36         1         F/F Reset Trigger         22         Q           J3-36         1         F/F Reset Trigger         22         G           J3-38         1         Read Gate         22         G           J14-17V-4         2         -17V         20         W/S           J14-17V-4         2         -17V         20         W/S           J14-0V-4         2         -17V         20         B           J14-0V-4         2         -0V         20         B           J14-0V-4         2 <t< th=""></t<>
Core Shift 22
Core Shift   22
1 Core Shift 1 Core Shift 2 Core Shift 1 F/F Reset Trigger 2 F/F Reset Trigger 2 Core Output 2 Core Input 2 -17V 2 -17V 2 -17V 2 -0V 2 0V 2 -20V 2 -20V 2 -20V
1 Core Shift 2 2 1 Core Shift 2 22 1 F/F Reset Trigger 2 2 1 F/F Reset Trigger 2 2 1 Read Gate 2 2 2 Read Gate 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
1 Core Shift 2 2 1 Core Shift 2 2 1 F/F Reset Trigger 2 2 1 Read Gate 1 Read Gate 2 2 2 1 2 -17v 2 -17v 2 -17v 2 0v 2 0v 2 0v 2 -20v 2 20
1 Core Shift 22 1 Core Shift 22 1 F/F Reset Trigger 22 1 F/F Reset Trigger 22 1 Read Gate 22 2 Core Output 2 -17v 2 -17v 2 -17v 2 -17v 2 -20v 2 0v 2 0v 2 -20v 2 -20v
1 Core Shift 22 1 Core Shift 22 1 F/F Reset Trigger 22 1 F/F Reset Trigger 22 1 Read Gate 22 1 Core Output 22 2 -17V 20 2 -17V 20 2 -17V 20 2 -20V 20 2 -20V 20
Core Shift 22   Core Shift 22
1 Core Shift 22 1 Core Shift 22 1 F/F Reset Trigger 22 1 Read Gate 22 1 Read Gate 22 1 Core Output 22 2 -17V 20 2 -17V 20 2 -17V 20 2 -20V 20 2 -20V 20
1 Core Shift 22 1 F/F Reset Trigger 22 1 F/F Reset Trigger 22 1 Read Gate 22 1 Core Output 22 2 -17V 20 2 -17V 20 2 -17V 20 2 -20V 20 2 -20V 20
1 F/F Reset Trigger 22 1 F/F Reset Trigger 22 1 Read Gate 22 1 Read Gate 22 1 Core Input 22 2 -17V 20 2 -17V 20 2 -17V 20 2 -20V 20 2 -20V 20
1 F/F Reset Trigger 22 1 F/F Reset Trigger 22 1 Read Gate 22 1 Read Gate 22 1 Core Output 22 2 -17V 20 2 -17V 20 2 -17V 20 2 -20V 20 2 -20V 20
1 F/F Reset Trigger 22 1 Read Gate 22 1 Read Gate 22 1 Core Output 22 1 Core Input 22 2 -17V 20 2 -17V 20 2 -17V 20 2 -20V 20 2 -20V 20
1 Read Gate 22 1 Read Gate 22 1 Core Output 22 2 -17V 20 2 -17V 20 2 +12V 20 2 0V 20 2 -20V 20
1 Read Gate 22 1 Read Gate 22 1 Core Output 22 1 Core Input 22 2 -17V 20 2 -17V 20 2 -17V 20 2 -20V 20 2 -20V 20
1 Core Output 22 1 Core Input 22 2 -17V 20 2 -17V 20 2 +12V 20 2 0V 20 2 0V 20 2 -20V 20
1 Core Output 22 1 Core Input 22 2 -17V 2 -17V 2 -17V 2 -17V 2 -20 2 0V 2 0V 2 -20V 2 -20V
1 Core Output 22 1 Core Input 22 2 -17V 20 2 -17V 20 2 +12V 20 2 0V 20 2 0V 20 2 -20V 20
1 Core Input 22 2 -17V 20 2 -17V 20 2 +12V 20 2 0V 20 2 0V 20 2 0V 20 2 0V 20
2 -17v 20 2 -17v 20 2 +12v 20 2 0v 20 2 0v 20 2 0v 20 2 -20v 20
2 -17V 20 2 +12V 20 2 0V 20 2 0V 20 2 -20V 20
2 +12V 20 2 0V 20 2 0V 20 2 -20V 20
2 0V 20 2 0V 20 2 -20V 20
2 0V 20 2 -20V 20
2 -20V 20

	*2
12	SHIFT REGISTER
;	_

SHIFT REGISTER #3

TERMINAL DESTINATION	CABLE	IDENTIFICATION	WIRE SIZE	COLOR
48		-20v		
49 -85VBus-2		-85V	22	W/BK
50 Frane		Chassis Ground	70	BK

Ž Š Š	TERMINAL	DESTINATION	CABLE	IDENTIF	IDENTIFICATION		WIRE	COLOR
	1	J115-11	1	Output F/F	#1	88	22	Ð ■
	21	J115-K	1	Output F/F	#2	87	22	¥-X
	က	J115-12	7	Output F/F	#3	98	22	0-3
	4	J115-L	1	Output F/F	#4	85	22	>
	ĸ	J115-13		Output F/F	#2	84	22	BL
	9	J115-M		Output F/F	9#	83	22	ڻ -
	~	1115-14	1	Output F/F	<b>L</b> #	82	22	>-
	60	J115-N	1	Output F/F	8#	81	22	0
	6	3115-15		Output F/F	6#	80	22	<b>N-</b> ₩
	10	1115-0	1	Output F/F	#10	62	22	¥-BL
	. 11	3115- 16	7	Output F/F	#11	18	22	Ð-₩
	12	J115-P	7	Output F/F	#12	7.7	22	Y-X
	13	3115-17	7	Output F/F	#13	92	22	0
	14	J115-0	٦	Output F/F	#14	75	22	>
	15	3115-18		Output F/f	#15	74	22	B
	16	J115-R	-	Output F/F	#16	73	22	9
	17	J115-19	<b>~</b>	Output F/F	#17	72	22	<b>&gt;</b>
	18	J115-S	~	Output F/F	#18	11	22	•
	19	J115-20	~	Output F/F	#19	20	22	0
	20	J115-T	-	Output F/F	#20	69	22	A-W
	21							
	22							
	23							
	24			<del></del>				
	25							_
Ž	NOTES:							

W/BR COLOR M/S W/S BR BK BK ပ ပ **> >** 00 S J3 Shift Register #3 WIRE SIZE 22 22 22 22 20 20 20 20 20 20 IDENTIFICATION F/F Reset Trigger F/F Reset Trigger Core Output Core Shift Core Shift Core Input Read Gate -17V -17V +12V -20V -20V 00 00 CABLE -------2 -0 7 7 ~ 8 DESTINATION J14-17V-5 +12VBUS-3 J14-20V-5 J14-17-5 J140V-5 J140V-5 J4-36 J2-36 J4-41 J3-40 J2-34 J4-34 J2-38 J4-38 TERMINAL 26 29 30 31 34 35 36 28 32 33 38 39 43 4 4 4 6 27 37 40 41 42 47 NOTES WIRE O

				Shift Register	ter #3	
Ž Z O S	TERMINAL	DESTINATION	CABLE	IDENTIFICATION	WIRE SIZE	COLOR
	46	-85 VBUS-3	2	-85V	22	W/BK
	20	Frame		Chassis Ground	20	BK
NOTES	Şä					

NAME									
Jiii7-F i Output F/F #1 68 22 1  Jiii7-G ii Output F/F #3 66 22 1  Jiii7-B ii Output F/F #4 65 22 1  Jiii7-B ii Output F/F #4 65 22 1  Jiii7-B ii Output F/F #6 64 22 1  Jiii7-B ii Output F/F #6 63 22 1  Jiii7-9 ii Output F/F #6 63 22 1  Jiii7-10 ii Output F/F #8 61 22 1  Jiii7-10 ii Output F/F #1 62 22 1  Jii6-I ii Output F/F #1 58 22 1  Jii6-B ii Output F/F #1 56 22 1  Jii6-B ii Output F/F #1 56 22 1  Jii6-B ii Output F/F #1 55 22 1  Jii6-B ii Output F/F #1 55 22 1  Jii6-B ii Output F/F #1 55 22 1  Jii6-B ii Output F/F #1 50 22 1  Jii6-B ii Output F/F #1	₩.	TERMINAL	DESTINATION	CABLE	IDENTIF	ICATION		WIRE	COLOR
Jii7-7   Output F/F #2 67 22   Jii7-6   I Output F/F #3 66 22   Jii7-8   I Output F/F #3 66 22   Jii7-9   I Output F/F #5 64 22   Jii7-9   I Output F/F #6 63 22   Jii7-9   I Output F/F #6 63 22   Jii7-10   I Output F/F #7 62 22   Jii7-11   I Output F/F #10 59 22   Jii7-11   I Output F/F #10 59 22   Jii6-A   I Output F/F #13 56 22   Jii6-A   I Output F/F #13 56 22   Jii6-A   I Output F/F #14 55 22   Jii6-A   I Output F/F #15 54 22   Jii6-A   I Output F/F #16 53 22   Jii6-A   I Output F/F #16 53 22   Jii6-A   I Output F/F #16 53 22   Jii6-C   I Output F/F #19 50 22   Jii6-5   I Output F/F #19 50 22   Jii6-5   I Output F/F #19 50 22   Jii6-5   I Output F/F #19 50 22   Jii6-5   I Output F/F #19 50 22   Jii6-5   Jii6-5   I Output F/F #20 49 22   Jii6-5		1	J117-F	1		#1	89	22	W-BL
Jil7-6   Output F/F #3 66 22   Jil7-8   Jil7-8   Output F/F #4 65 22   Jil7-9   Output F/F #5 64 22   Jil7-9   Output F/F #6 63 22   Jil7-9   Output F/F #7 62 22   Jil7-1   Output F/F #7 62 22   Jil7-1   Output F/F #9 60 22   Jil7-1   Output F/F #10 59 22   Jil6-4   Output F/F #12 57 22   Jil6-2   Output F/F #14 55 22   Jil6-2   Output F/F #15 54 22   Jil6-4   Output F/F #15 54 22   Jil6-6   Jil6-6   Output F/F #16 53 22   Jil6-7   Output F/F #17 52 22   Jil6-7   Output F/F #19 50 22   Jil6-6   Jil6-5   Output F/F #19 50 22   Jil6-5   Output F/F #19 50 22   Jil6-5   Output F/F #19 50 22   Jil6-5   Output F/F #20 49 22   Jil6-5   Output F/F #20 49 22   Jil6-5   Output F/F #20 49 22   Jil6-5   Jil6-6   Output F/F #20 49 22   Jil6-5   Jil6-6   Jil6-6   Jil6-7   Output F/F #20 49 22   Jil6-7   Jil6-8   Jil		81	J117-7	1		#2	19	22	Ð :
Jil7-6  Jil7-7  Jil7-8  Jil7-8  Jil7-9  Jul7-1		က	J117-6	-		£,3	99	22	¥-¥
J117-H  J117-H  J117-H  J117-J  J117-I  J1 Output F/F #6  J117-I  J117-I  J117-I  J117-I  J116-J  J116-A  J116-B  J116-B  J116-B  J116-C  J116-B  J116-C  J116-B  J116-C  J116-B  J116-C  J116-B  J116-C  J116-B  J116-C  J116-B  J116-C  J116-B  J116-C  J116-B  J116-C  J116-B  J116-C  J116-B  J116-C  J116-B  J116-C  J116-C  J116-B  J116-C  J116-B  J116-C  J116-B  J116-C  J16-C  J176-C  J176-C  J176-C  J176-C  J176-		4	J117-8			4	65	22	9
Jii7-9 1 Output F/F #6 63 22  Jii7-1 1 0utput F/F #8 61 22  Jii7-10 1 Output F/F #9 60 22  Jii7-1 1 Output F/F #10 59 22  Jii6-1 1 Output F/F #11 58 22  Jii6-2 1 Output F/F #12 57 22  Jii6-3 1 Output F/F #14 55 22  Jii6-4 1 Output F/F #16 53 22  Jii6-6 1 Output F/F #16 53 22  Jii6-7 1 Output F/F #16 53 22  Jii6-6 1 Output F/F #19 50 22  Jii6-7 1 Output F/F #19 50 22  Jii6-5 1 Output F/F #19 50 22  Jii6-5 1 Output F/F #19 50 22  Jii6-5 1 Output F/F #19 50 22  Jii6-5 1 Output F/F #19 50 22  Jii6-5 1 Output F/F #20 49 22		'n	J117-H			#2	64	22	>
J117-1 1 Output F/F #7 62 22  J117-10 1 Output F/F #8 61 22  J117-1 1 Output F/F #10 59 22  J116-1 1 Output F/F #11 58 22  J116-2 1 Output F/F #12 57 22  J116-8 1 Output F/F #13 56 22  J116-9 1 Output F/F #14 55 22  J116-9 1 Output F/F #15 54 22  J116-4 1 Output F/F #16 53 22  J116-4 1 Output F/F #19 50 22  J116-5 1 Output F/F #19 50 22  J116-5 1 Output F/F #19 50 22  J116-5 1 Output F/F #19 50 22  J116-5 1 Output F/F #20 49 22		9	91117-9	1		9#	63	. 22	BL
Jii7-10 i Output F/F #8 61 22  Jii7-J i Output F/F #10 59 22  Jii6-I i Output F/F #11 58 22  Jii6-A i Output F/F #12 57 22  Jii6-B i Output F/F #14 55 22  Jii6-B i Output F/F #15 54 22  Jii6-C i Output F/F #15 54 22  Jii6-C i Output F/F #16 53 22  Jii6-C i Output F/F #16 53 22  Jii6-D i Output F/F #19 50 22  Jii6-D i Output F/F #19 50 22  Jii6-D i Output F/F #19 50 22  Jii6-E i Output F/F #20 49 22		1	J117-I			<b>L</b> #	62	22	ٯ
Jii7-J i Output F/F #9 60 22  Jii5-i i Output F/F #10 59 22  Jii6-A i Output F/F #11 58 22  Jii6-A i Output F/F #12 57 22  Jii6-B i Output F/F #14 55 22  Jii6-B i Output F/F #15 54 22  Jii6-C i Output F/F #15 54 22  Jii6-C i Output F/F #16 53 22  Jii6-D i Output F/F #19 50 22  Jii6-D i Output F/F #19 50 22  Jii6-D i Output F/F #19 50 22  Jii6-E i Output F/F #20 49 22		8	J117-10	-		8#	61	22	¥
J117-11 1 Output F/F #10 59 22  J116-1 1 Output F/F #11 58 22  J116-2 1 Output F/F #12 57 22  J116-2 1 Output F/F #14 55 22  J116-3 1 Output F/F #15 54 22  J116-4 1 Output F/F #15 54 22  J116-4 1 Output F/F #16 53 22  J116-5 1 Output F/F #19 50 22  J116-5 1 Output F/F #19 50 22  J116-5 1 Output F/F #19 50 22  J116-E 1 Output F/F #20 49 22		6	L-7111	-		6#	09	22	<b>N-</b> ₩
J116-1 1 Output F/F #11 58 22  J116-A 1 Output F/F #12 57 22  J116-B 1 Output F/F #14 55 22  J116-B 1 Output F/F #15 54 22  J116-C 1 Output F/F #16 53 22  J116-A 1 Output F/F #16 53 22  J116-A 1 Output F/F #19 50 22  J116-B 1 Output F/F #19 50 22  J116-E 1 Output F/F #20 49 22		10	1117-111	1		#10	59	22	¥-BL
J116-A 1 Output F/F #12 57 22 J116-B 1 Output F/F #14 55 22 J116-B 1 Output F/F #15 54 22 J116-C 1 Output F/F #15 54 22 J116-A 1 Output F/F #16 53 22 J116-D 1 Output F/F #19 50 22 J116-B 1 Output F/F #19 50 22 J116-E 1 Output F/F #20 49 22		11	J116-1	7		#11	28	22	9-
J116-2 1 Output F/F #13 56 22 J116-B 1 Output F/F #14 55 22 J116-3 1 Output F/F #15 54 22 J116-4 1 Output F/F #16 53 22 J116-b 1 Output F/F #19 50 22 J116-5 1 Output F/F #19 50 22 J116-5 1 Output F/F #20 49 22		12	J116-A			#12	57	22	¥-X
J116-B 1 Output F/F #14 55 22 J116-3 1 Output F/F #15 54 22 J116-C 1 Output F/F #16 53 22 J116-A 1 Output F/F #17 52 22 J116-D 1 Output F/F #19 50 22 J116-E 1 Output F/F #20 49 22		13	J116-2	1		<b>*</b> 13	56	22	9
J116-3 1 Output F/F #15 54 22 J116-C 1 Output F/F #16 53 22 J116-A 1 Output F/F #17 52 22 J116-D 1 Output F/F #19 50 22 J116-E 1 Output F/F #20 49 22		14	J116-B	1		#14	55	22	Δ
J116-C 1 Output F/F #16 53 22 J116-4 1 Output F/F #17 52 22 J116-D 1 Output F/F #19 50 22 J116-E 1 Output F/F #20 49 22		15	J116-3	-			54	22	H.
J116-4 1 Output F/F #17 52 22 J116-D 1 Output F/F #18 51 22 J116-5 1 Output F/F #19 50 22 J116-E 1 Output F/F #20 49 22		16	3116-0	1			53	22	<b>8</b>
J116-D 1 Output F/F #18 51 22 J116-5 1 Output F/F #19 50 22 J116-E 1 Output F/F #20 49 22		17	3116-4	-			52	22	<b>×</b>
J116-5 1 Output F/F #19 50 22 J116-E 1 Output F/F #20 49 22		18	J116-D	~			51	22	•
J116-E 1 Output F/F #20 49 22		19	J116-5	-			20	22	9-
21 22 23 24 25		20	J116-E	-			49	22	W-BL
22 23 24 25		21							
23 24 25		22							
24		23							
25		24							
		25							

	0100	
ter#4	WIRE SIZE	
Shift Register #4	IDENTIFICATION	

SHIFT REGISTER #4

X NO.	TERMINAL	DESTINATION	CABLE	IDENTIF	IDENTIFICATION	WIRE	COLOR
	26						
	27						
	89 27						
	53						
	30						
	31				, s, -s		
	32						
	33						
	3 4	J3-34 J9-12		Core Shift		22	<b>&gt;</b> >
	35						
	36	J3-36 J9-7		P/F Reset T F/F Reset T	Trigger Trigger	22	00
	37						
	80 80 80 80	J3-38 J9-6		Read Gate Read Gate		22	<b>0 0</b>
	39						
	4	J5-41	#	Core Output		22	BR
	41	J3-40	1	Core Input		22	W/BR
	42	J14-17V-6	N	-17V		20	S/M
	43	J14-17V-6	7	-17V		20	M/S
	4	+12VBUS-4	7	+12V		70	~
<u>-</u>	45	J14-0V-6	7	οv		20	BK
	4,	J14-0V-6	8	ov		20	BK
	47	J14-20V-6	8	-20V		20	Ø
	<b>4</b> &			-20V			
				-			

NOTES

	≥ Z				Ž
	COLOR	W/BK	BK		
ter #4	WIRE	22	20		
J4 Shift Register #4	IDENTIFICATION	-85V	Chassis Ground		
	CABLE	2			
	DESTINATION	-85VBUS-4	Frame		
	TERMINAL	49	. 30	<u>ფ</u>	i
	X NO.			NOTES.	!

SHIFT REGISTER 8-5   Cook   CABLE   IDENTIFICATION   SIZE   COOk					35		
Mile   DESTINATION   CABLE   IDENTIFICATION   SIZE   Casternation   Jilis-6   1   Output F/F #1 Bit #46   22   3   3   3   3   3   3   3   3					1	#	
1 Jil5-6 1 Output F/F #1 Bit #46 22  2 Jil5-7 1 Output F/F #2 Bit #47 22  4 Jil5-6 1 Output F/F #3 Bit #46 22  5 Jil5-8 1 Output F/F #3 Bit #48 22  6 Jil5-9 1 Output F/F #6 Bit #49 22  7 Jil5-9 1 Output F/F #6 Bit #49 22  8 Jil5-1 0 Output F/F #8 Bit #49 22  10 Jil5-1 0 Output F/F #8 Bit #49 22  11 Jil5-1 0 Output F/F #8 Bit #39 22  11 Jil5-1 1 Output F/F #1 Bit #39 22  12 Jil5-8 1 Output F/F #1 Bit #36 22  13 Jil5-8 1 Output F/F #13 Bit #36 22  14 Jil5-8 1 Output F/F #18 Bit #36 22  15 Jil5-9 1 Output F/F #18 Bit #36 22  16 Jil5-9 1 Output F/F #18 Bit #36 22  17 Jil5-9 1 Output F/F #18 Bit #36 22  18 Jil5-9 1 Output F/F #18 Bit #36 22  19 Jil5-5 1 Output F/F #19 Bit #30 22  20 Jil5-5 1 Output F/F #19 Bit #30 22  21 Output F/F #20 Bit #30 22  22 22  23 24	₹ O.	TERMINAL	DESTINATION	CABLE	IDENTIFICATION	WIRE	COLOR
2 Jil5-F 1 Output F/F #2 Bit #47 22  4 Jil5-G 1 Output F/F #3 Bit #46 22  5 Jil5-B 1 Output F/F #5 Bit #44 22  6 Jil5-B 1 Output F/F #6 Bit #42 22  7 Jil5-B 1 Output F/F #6 Bit #42 22  8 Jil5-P 1 Output F/F #6 Bit #42 22  10 Jil5-J 1 Output F/F #8 Bit #40 22  10 Jil5-J 1 Output F/F #8 Bit #40 22  11 Jil5-J 1 Output F/F #1 Bit #38 22  12 Jil5-A 1 Output F/F #1 Bit #38 22  13 Jil5-A 1 Output F/F #1 Bit #34 22  14 Jil5-B 1 Output F/F #1 Bit #34 22  15 Jil5-A 1 Output F/F #1 Bit #34 22  16 Jil5-A 1 Output F/F #1 Bit #34 22  17 Jil5-A 1 Output F/F #1 Bit #34 22  18 Jil5-A 1 Output F/F #1 Bit #34 22  19 Jil5-B 1 Output F/F #1 Bit #34 22  20 Uutput F/F #1 Bit #34 22  21 Output F/F #1 Bit #34 22  22 22  23 24  24 25  25 24  26 27  27 26 27  28 28 28 29 29 29 29 29 29 29 29 29 29 29 29 29		1	3115-6	1	F/F #1 Bit	22	9/M
3 J115-7 1 Output F/F #3 Bit #46 22  4 J115-6 1 Output F/F #4 Bit #45 22  5 J115-8 1 Output F/F #6 Bit #44 22  7 J115-9 1 Output F/F #6 Bit #42 22  8 J115-10 1 Output F/F #0 Bit #41 22  10 J115-1 1 Output F/F #1 Bit #36 22  11 J115-1 1 Output F/F #1 Bit #36 22  12 J115-3 1 Output F/F #1 Bit #36 22  13 J115-2 1 Output F/F #1 Bit #36 22  14 J115-3 1 Output F/F #1 Bit #36 22  15 J115-3 1 Output F/F #1 Bit #36 22  16 J115-6 1 Output F/F #1 Bit #36 22  17 J115-7 0 Output F/F #1 Bit #36 22  18 J115-6 1 Output F/F #1 Bit #36 22  19 J115-5 1 Output F/F #1 Bit #37 22  20 J115-5 1 Output F/F #1 Bit #31 22  22 22  23 24  24		81	3115-₽	-	F/F #2 Bit	22	X/M
4 J115-6 1 Output F/F #4 Bit #45 22  5 J115-8 1 Output F/F #5 Bit #44 22  7 J115-9 1 Output F/F #6 Bit #42 22  8 J115-10 1 Output F/F #9 Bit #41 22  10 J115-1 1 Output F/F #9 Bit #40 22  11 J115-1 1 Output F/F #1 Bit #39 22  11 J115-2 1 Output F/F #1 Bit #36 22  12 J115-3 1 Output F/F #1 Bit #36 22  13 J115-3 1 Output F/F #1 Bit #36 22  14 J115-8 1 Output F/F #15 Bit #36 22  15 J115-4 1 Output F/F #15 Bit #36 22  16 J115-6 1 Output F/F #15 Bit #36 22  17 J115-7 0 Output F/F #15 Bit #36 22  18 J115-8 1 Output F/F #16 Bit #39 22  20 J115-6 1 Output F/F #19 Bit #30 22  21 Output F/F #19 Bit #30 22  22 22  23 24  24		က	1115-7	1	F/F #3 Bit	22	0/#
5 J115-8 1 Output F/F #5 Bit #44 22  6 J115-4 1 Output F/F #6 Bit #43 22  8 J115-1 1 Output F/F #7 Bit #42 22  9 J115-1 1 Output F/F #19 Bit #40 22  10 J115-1 1 Output F/F #19 Bit #39 22  11 J115-2 1 Output F/F #13 Bit #36 22  13 J115-2 1 Output F/F #13 Bit #36 22  14 J115-3 1 Output F/F #15 Bit #34 22  15 J115-4 1 Output F/F #15 Bit #34 22  16 J115-5 1 Output F/F #16 Bit #33 22  17 J115-5 1 Output F/F #16 Bit #33 22  18 J115-5 1 Output F/F #19 Bit #30 22  20 J115-5 1 Output F/F #19 Bit #30 22  21 Output F/F #20 Bit #39 22  22 22  23 24  24		4	3115-6	1	F/F #4 Bit	22	>
6 J115-H 1 Output F/F #6 Bit #43 22  8 J115-1 1 Output F/F #7 Bit #42 22  9 J115-10 1 Output F/F #9 Bit #41 22  10 J115-1 1 Output F/F #10 Bit #39 22  11 J115-2 1 Output F/F #11 Bit #38 22  12 J115-2 1 Output F/F #13 Bit #34 22  13 J115-2 1 Output F/F #13 Bit #34 22  14 J115-3 1 Output F/F #15 Bit #34 22  15 J115-3 1 Output F/F #15 Bit #34 22  16 J115-4 1 Output F/F #15 Bit #34 22  17 J115-5 1 Output F/F #16 Bit #33 22  18 J115- D 1 Output F/F #19 Bit #30 22  20 J115- B 1 Output F/F #19 Bit #30 22  21 Output F/F #20 Bit #29 22  22 23  24  25		ស	J115-8	1	F/F #5 Bit	22	BL
7 Jil5-9 1 Output F/F #7 Bit #42 22  8 Jil5-10 1 Output F/F #8 Bit #41 22  10 Jil5-10 1 Output F/F #10 Bit #39 22  11 Jil5-1 1 Output F/F #10 Bit #39 22  12 Jil5-A 1 Output F/F #12 Bit #37 22  13 Jil5-B 1 Output F/F #13 Bit #36 22  14 Jil5-B 1 Output F/F #15 Bit #36 22  15 Jil5-3 1 Output F/F #15 Bit #36 22  16 Jil5-4 1 Output F/F #15 Bit #36 22  17 Jil5-4 1 Output F/F #15 Bit #36 22  18 Jil5-5 1 Output F/F #18 Bit #31 22  20 Jil5-E 1 Output F/F #19 Bit #31 22  21 Output F/F #19 Bit #30 22  22 22  23 24  24		9	J115-H	1	F/F #6 Bit	22	y
9 J115-1 1 0utput F/F #8 Bit #41 22 1115-10 1 0utput F/F #9 Bit #40 22 10 J115-3 1 0utput F/F #10 Bit #36 22 11 J115-2 1 0utput F/F #12 Bit #37 22 13 J115-2 1 0utput F/F #13 Bit #36 22 14 J115-8 1 0utput F/F #13 Bit #36 22 15 J115-3 1 0utput F/F #15 Bit #36 22 16 J115-4 1 0utput F/F #16 Bit #33 22 17 J115-4 1 0utput F/F #16 Bit #33 22 18 J115-5 1 0utput F/F #19 Bit #31 22 20 J115-5 1 0utput F/F #19 Bit #30 22 21 22 22 22 24 23 24		4	3115-9	1	F/F #7 Bit	22	*
9 J115-10 1 Output F/F #9 Bit #40 22 10 J115-J 1 Output F/F #10 Bit #39 22 11 J115-J 1 Output F/F #11 Bit #38 22 12 J115-A 1 Output F/F #12 Bit #37 22 14 J115-B 1 Output F/F #12 Bit #36 22 15 J115-B 1 Output F/F #14 Bit #36 22 16 J115-G 1 Output F/F #16 Bit #36 22 17 J115-A 1 Output F/F #16 Bit #39 22 18 J115-D 1 Output F/F #18 Bit #31 22 20 J115-B 1 Output F/F #19 Bit #30 22 21 Output F/F #20 Bit #30 22 22 23 24 24		ဆ	J115-1	1	F/F #8 Bit	22	0
J115-J  J115-J  J115-A  J115-A  J115-A  J115-B  J115-B  J115-B  J115-B  J115-B  J115-B  J115-B  J115-B  J115-B  J115-B  J115-C  JUTPUT F/F #12 Bit #34 22  J115-A  JUTS-C  JUTPUT F/F #15 Bit #34 22  JUTS-C  JUTPUT F/F #16 Bit #34 22  JUTS-C  JUTPUT F/F #16 Bit #34 22  JUTS-C  JUTS-C  JUTPUT F/F #18 Bit #34 22  JUTS-C  JUTPUT F/F #18 Bit #32 22  JUTS-B  JUTS-B  JUTS-B  JUTS-B  JUTPUT F/F #19 Bit #30 22  JUTS-E  J			1115-10	1	F/F #9 Bit	22	A/M
Jil5-1 1 0utput F/F #11 Bit #38 22 Jil5-2 1 0utput F/F #12 Bit #37 22 Jil5-B 1 0utput F/F #14 Bit #34 22 Jil5-B 1 0utput F/F #15 Bit #34 22 Jil5-G 1 0utput F/F #15 Bit #34 22 Jil5-4 1 0utput F/F #16 Bit #33 22 Jil5-5 1 0utput F/F #19 Bit #32 22 Jil5-5 1 0utput F/F #19 Bit #30 22 Jil5-E 1 0utput F/F #20 Bit #30 22		10	J115-J	1	F/F #10 Bit	22	W/B
J115-A 1 Output F/F #12 Bit #37 22 J115-B 1 Output F/F #13 Bit #36 22 J115-B 1 Output F/F #15 Bit #35 22 J115-C 1 Output F/F #15 Bit #34 22 J115-A 1 Output F/F #16 Bit #33 22 J115-A 1 Output F/F #18 Bit #32 22 J115-D 1 Output F/F #19 Bit #30 22 J115-E 1 Output F/F #20 Bit #30 22		11	1115-1	1	F/F #11 Bit	22	9/ж
J115-2 1 Output F/F #13 Bit #36 22 J115-8 1 Output F/F #14 Bit #35 22 J115-3 1 Output F/F #15 Bit #34 22 J115-4 1 Output F/F #16 Bit #33 22 J115-4 1 Output F/F #17 Bit #32 22 J115-5 1 Output F/F #19 Bit #31 22 J115-5 1 Output F/F #19 Bit #30 22 J115-E 1 Output F/F #20 Bit #29 22		12	J115-A	1	F/F #12 Bit	22	X/M
J115-B 1 Output F/F #14 Bit #35 22 J115-G 1 Output F/F #15 Bit #34 22 J115-G 1 Output F/F #16 Bit #33 22 J115-4 1 Output F/F #17 Bit #32 22 J115-D 1 Output F/F #19 Bit #30 22 J115-5 1 Output F/F #20 Bit #30 22 J115-E 1 Output F/F #20 Bit #29 22		13	J115-2	1	F/F #13 Bit		0/M
J115-3 1 Output F/F #15 Bit #34 22 J115-C 1 Output F/F #16 Bit #32 22 J115-A 1 Output F/F #17 Bit #32 22 J115-D 1 Output F/F #18 Bit #31 22 J115-E 1 Output F/F #20 Bit #29 22		14	J115-B	1	F/F #14 Bit	22	>
J115-C 1 Output F/F #16 Bit #33 22 J115-4 1 Output F/F #17 Bit #32 22 J115-D 1 Output F/F #19 Bit #31 22 J115-5 1 Output F/F #19 Bit #30 22 J115-E 1 Output F/F #20 Bit #29 22		15	1115-3	1	F/F #15 Bit #3	22	BL
J115-4 1 Output F/F #17 Bit #32 22 J115-D 1 Output F/F #18 Bit #31 22 J115-5 1 Output F/F #19 Bit #30 22 J115-E 1 Output F/F #20 Bit #29 22		16	J115-C	1	F/F #16 Bit		9
J115-D 1 Output F/F #18 Bit #31 22 J115-5 1 Output F/F #19 Bit #30 22 J115-E 1 Output F/F #20 Bit #29 22		17	J115-4	1	F/F #17 Bit		×
J115-5 1 Output F/F #19 Bit #30 22 J115-E 1 Output F/F #20 Bit #29 22		18	J115-D	1	F/F #18 Bit	22	0
J115-E 1 Output F/F #20 Bit #29 22	-	19		1	F/F #19 Bit		N/N
21 22 23 24 25		20		1	F/F #20 Bit #2		M/B
22 23 24 25		21					
23 24 25		22					
24		23					
25		24		·			
		25					

ار) 14
PECTSTER
Tains

J6-34 J6-36 J6-36 J6-41 J4-40 J14-17V-7 J14-17V-7 J14-0V-7 J14-0V-7 J14-0V-7 J14-20-7 Frame

				9f		
				SHIFT REGISTER	TER #6	
₹ 0.	TERMINAL	DESTINATION	CABLE	IDENTIFICATION	WIRE SIZE	COLOR
	7	J117-12	1	Output F/F #1 Bit 28	22	9-M
	8	J117-L	1	Output F/F #2 Bit 27	22	¥-Y
	ന	J117-13	-	Output F/F #3 Bit 26	22	0-3
	4	J117-W	1	Output F/F #4 Bit 25	22.	^
	ĸĵ.	3117-14	r	Output F/F #5 Bit 24	22	BL
	9	J117-N	1	Output F/F #6 Bit 23	22	ŋ
	7	J117-15	1	Output F/F #7 Bit 22	22	¥
	80	J117-0	-	Output F/F #8 Bit 21	22	0
	6	J117-16	1	Output F/F #9 Bit 20	22	V-W
	10	J117-P	-	Output F/F #10 Bit 19	22	¥-BL
	11	3117-17	1	Output F/F #11 Bit 18	22	¥-G
	12	J117-Q	1	Output F/F #12 Bit 17	22	X-Y
	13	J117-18	7	Output F/F #13 Bit 16	22	0-4
	14	J117-R		Output F/F #14 Bit 15	22	Λ
	15	J117-19	1	Output F/F #15 Bit 14	22	BL
	16	J117-S	1	Output F/F #16 Bit 13	22	9
	17	J117-20	7	Output F/F #17 Bit 12	22	¥
	18	J117-T	7	Output F/F #18 Bit 11	22	0
,	19	J117-21	-	Output F/F #19 Bit 10	22	V-W
-	20	J117-U	-	Output F/F #20 Bit 9	22	W-BL
	21					
	22					
	23					
	24					
	25					
NOTES	ES					

•					
TERMINAL	DESTINATION	CABLE	IDENTIFICATION	WIRE SIZE	COLOR
-	J117-12	1	Output F/F #1 Bit 28	22	9-M
7	J117-L	7	Output F/F #2 Bit 27	22	¥-¥
က	J117-13	-	Output F/F #3 Bit 26	22	M-0
4	J117-M	1	Output F/F #4 Bit 25	22.	>
ហ	3117-14	1	Output F/F #5 Bit 24	22	BL
9	J117-N	7	Output F/F #6 Bit 23	22	ဗ
7	J117-15	1	Output F/F #7 Bit 22	22	¥
œ	J117-0	-	Output F/F #8 Bit 21	22	0
6	J117-16	7	Output F/F #9 Bit 20	22	V-W
10	J117-P		Output F/F #10 Bit 19	22	W-BL
111	3117-17	7	Output F/F #11 Bit 18	22	₩-6
12	J117-0	7	Output F/F #12 Bit 17	22	N-Y
13	J117-18	~	Output F/F #13 Bit 16	22	W-0
14	J117-R	~	Output F/F #14 Bit 15	22	Λ
15	J117-19	7	Output F/F #15 Bit 14	22	BL
16	J117-S	1	Output F/F #16 Bit 13	22	9
17	J117-20	-	Output F/F #17 Bit 12	22	¥
18	J117-T	1	Output F/F #18 Bit 11	22	0
19	J117-21	<b>,</b> 1	Output F/F #19 Bit 10	22	V-V
20	J117-U		Output F/F #20 Bit 9	22	W-BL
21					
22					
23					
24					
25					
ES:					

36	SHIFT REGISTER #6	DENTIFICATION SIZE COLOR									22 Y	22 ¥		Trigger 22 0	Trigger 22 0		22 6	22 6		1 22 BB	22 W/BB	20 M/S	20 11/5	20 B	20 BK	20 BK	
		CABLE IDEN									l Core Shift	l Core Shift	,	1 F/F Reset	1 F/F Reset	·····	1 Read Gate	1 Read Gate		l Core Output	1 Core Imput	2 -17V	2 -177	2 +12V	2 0V	2 0V	100
		DESTINATION									15-34	37-34		37-36	15-36		15-38	J7-38		J7-41	15-40	J14-17V-8	J14-17V-8	+12VBus-6	J14-0V-8	J14-0V-8	114 9AV 0
		TERMINAL	26	27	28	29	30	31	32	33	34	34	35	36	36.	37	38	38	39	40	4.1	42	43	44	45	46	;
		N N																		- <u>,</u> , -			,				

NOTES:

				SHIFT RECISTER #6	STER #6	
N S	TERMINAL	DESTINATION	CABLE	IDENTIFICATION	WIRE SIZE	COLOR
	87			-20V		
	67	-85V Bus-6	2	-85V	22	W/BK
	20	Frame		Chassis Ground		
					·	
	,				_,	
,						
					~	
NOTES	Ä					
				_1		

1017		5					74/100	L
Ž Ž	TERMINAL	DESTINATION	CABLE	IDENTIF	IDENTIFICATION	BIT#	SIZE	COLOR
	-	J117-K	1	Output F/F	#1 8		22	9/ M
	87	J117-V	1	Output F/F	#2 7		22	¥/¥
	ო	J117-23	-	Output F/F	#3 6		22	0/1
·	4	J117-W	-	Output F/F	#4 5		22	_>_
	ĸ	J117-24	-	Output F/F	#5 4		22	BL
	•	J117-X		Output F/F	#6 3		22	ی
	7	J117-25	7	Output F/F	<b>*7</b> 2		22	_⊁_
	80	J117-Y	-	Output F/F	#8 1		22	
	6	1116-6	-	Output F/F	6#		22	. 0
	10	J116-F	7	Output F/F	# 10		22	_⊁_
	11	1116-7	-	Output F/F	#11		22	9
	12	3116-6	-	Output F/F	#12		22	BL
	13	J116-8	-	Output F/F	#13		22	_>_
	14	J116-H	-	Output F/F	#14		22	0/3
	15	J116-9	-	Output F/F	#15		22	X/X
	16	J116-I		Output F/F	#16		22	9/1
	11	J116-10	-	Output F/F	#17		22	W/BL
	18	J116-J	-	Output F/F	#18		22	Λ/Ν
	19	J116-23	7	Output F/F	#19		22	
	20	J116-W	-	Output F/F	#20		22	0/1
	2.1							
	22							
	23							
	24							
	L							

NOTES

					SHIFT REGI	REGISTER #7	
Ž Z Š O	TERMINAL	DESTINATION	CABLE	IDENTIF	IDENTIFICATION	WIRE SIZE	COLOR
	26						
	27						
	28						
	29						
	30						
	3 1						
	32						
	33						
	34	J6-34	7	Core Shift		22	×
	34	J9-12	-	Core Shift		22	Y
	35						
	36	19-7	7	F/F Reset	Trigger	22	0
	36	16-36	-	F/F Reset	Trigger	22	0
	37						
	38	16-38	~	Read Gate		22	ß
	38	J9-6	п	Read Gate		22	9
	39						
	40			Core Output			
	41	J6-40	1	Core Input		22	38
	42	J14-171-9	7	-17		20	S/M
	43	J14-171-9	8	-17V		20	S/M
	44	+12VBus-7	2	+12V		20	25
	45	J14-0V-9	7	00		20	BK
	46	J14-0V-9	7	00		20	BK
	47	J14-20V-9	8	-20V		20	S
NOTES	ES						

	14
25	REGISTER
_	SHIFT

	COLOR			<b>&gt;</b>			IJ	ی	0	0					<b>&gt;</b>	*		BB		W/BR							
بد	WIRE SIZE	Coax		22		Coax	22	22	22	22	-11		·		22	22	ngg garan sa a sa sa sa sa sa sa sa sa sa sa sa s	22		22				·			
J9 CONTROL	IDENTIFICATION	Data		1 K C		Detected EOW	Gate Driver	Gate Driver	F/F Reset Trigger	F/F Reset Trigger					CD Trigger	CD Trigger		To 20 Core SR		To D/A Hold Relays							
	CABLE	1		-	<del> = .</del>	٦.		-	~	-						7		-		-			•				
	DESTINATION	J11-13		311-7		311-9	J4-38	37-38	J4-36	J7-36					34-34	J7-34		J1-41		J117-6							
	TERMINAL	1	8	က	4	S	9	9	<b>L</b> ,	7	8	6	10	1.1	12	12	13	14	15	16	11	18	19	20	21	22	ES:
	N S S																	•									NOTES

NO.         TERMINAL         DESTINATION         CABLE         IDENTIFICATION         WIRE coor           23         24         N.TA         2         120VAC θ1 Contactor         20         W/S           25         27         N.TA         2         120VAC θ1 Contactor         20         W/S           29         K1-A         2         120VAC θ1 Contactor         20         W/S           33         33         K1-A         2         120VAC θ1 Contactor         20         W/S           34         35         K1-A         2         120VAC θ1 Contactor         20         W/S           35         34         K1-A         2         120VAC θ1 Contactor         20         W/S           34         35         K1-A         2         120VAC θ1 Contactor         20         W/S           40         J14-1TV-10         2         120VAC Gnmon         22         W/S           44         +12V-9         2         120VAC Common         20         8           44         +12V-9         2         0         20         8           44         0V-6         2         0V         20         0V					96		
23         WIRE           23         24           24         24           25         26           26         K1-A         2         120VAC θ1 Contactor Goil         20           29         K1-A         2         120VAC θ1 Contactor Goil         20           31         33         34         35         34           36         37         40         114-17V-10         2         120VAC Gommon         22           40         314-17V-10         2         120VAC Common         22           41         7B2-3         2         120VAC Common         22           43         +12V-9         2         +12V (PS-A)         20           44         +12V-9         2         +12V (PS-A)         20           45         0V-5         2         0V         20           46         0V-6         2         0V         20					CONTR	70T	
K1-A  2 120VAC Ø <sub>1</sub> Contactor Coil 120VAC Ø <sub>1</sub> Contactor Coil 120VAC Ø <sub>1</sub> Contactor Coil 120VAC Ø <sub>1</sub> Contactor Coil 120VAC Ø <sub>1</sub> Contactor Coil 120VAC Ø <sub>1</sub> Contactor 22 142V-10 2 -17V (PS-B) (Monitor) 22 120VAC Common +12V (PS-A) +12V (PS-A) +12V (PS-A) 20 0V-5 20 0V-6 20 V-6 20 V-6 20	NO.		DESTINATION	CABLE	IDENTIFICATION	WIRE SIZE	COLOR
K1-A  2 120VAC Φ <sub>1</sub> Contactor Coil 120VAC Φ <sub>1</sub> Contactor Coil 2004C Φ <sub>1</sub> Contactor Coil 2120VAC Φ <sub>1</sub> (Monitor) 22 314-17V-10 2 -17V (PS-B) (Monitor) 22 TB2-3 2 120VAC Common +12V (PS-A) +12V-9 2 +12V (PS-A) 20 0V-5 20 0V-6 200		23					
K1-A  2  120VAC Ø <sub>1</sub> Contactor  20  120VAC Ø <sub>1</sub> Contactor  Coil  20  120VAC Ø <sub>1</sub> Contactor  Coil  21  120VAC Ø <sub>1</sub> (Monitor)  22  130VAC Common  120VAC Common  120VAC Common  120VAC Common  120VAC Common  120VAC Common  120VAC Common  120VAC Common  22  22  23  24  25  27  27  28  29  20  20  20  20  20  20  20  20  20		24					
K1-A  2 120VAC Ø <sub>1</sub> Contactor Coil 120VAC Ø <sub>1</sub> Contactor Coil 2001  K1-4  2 120VAC Ø <sub>1</sub> (Monitor) 22  J14-17V-10 2 -17V (PS-B) (Monitor) 22 TB2-3 2 120VAC Common +12V-9 +12V (PS-A) +12V-9 2 0V  OV-5 0V-5 2 0V 20		25					
K1-A 2 120VAC θ <sub>1</sub> Contactor 20 Coil 120VAC θ <sub>1</sub> Contactor Coil 120VAC θ <sub>1</sub> Contactor Coil 120VAC θ <sub>1</sub> (Monitor) 22 130VAC θ <sub>1</sub> (Monitor) 22 TB2-3 2 120VAC Common +12V (PS-A) +12V (PS-A) 20 0V-5 2 0V 20		26					
K1-A 2 120VAC θ <sub>1</sub> Contactor 20 coil 120VAC θ <sub>1</sub> Contactor Coil 120VAC θ <sub>1</sub> Contactor Coil 210VAC θ <sub>1</sub> (Monitor) 22 314-17V-10 2 -17V (PS-B) (Monitor) 22 TB2-3 2 120VAC Common +12V (PS-A) +12V (PS-A) 20 0V-5 2 0V 20		2.7					
K1-A 2 120VAC θ <sub>1</sub> Contactor Coil 120VAC θ <sub>1</sub> Contactor Coil 120VAC θ <sub>1</sub> Contactor Coil 20 41-4 41-4 5 120VAC θ <sub>1</sub> (Monitor) 21 412-3 5 120VAC Common 412V-9 412V (PS-A) 412V-9 5 0V 600-5 700-6 700-		28					
K1-4  2 120VAC δ <sub>1</sub> Contactor Coil  J14-17V-10 2 -17V (PS-B) (Monitor) 22 TB2-3 2 120VAC Common +12V-9 2 +12V (PS-A) +12V-9 2 +12V (PS-A)  OV-5 2 0V  20 0V-6 2 0V	···	29	K1-A	2	0	20	S/M
K1-4  2 120VAC Ø <sub>1</sub> (Monitor) 22  J14-17V-10 2 -17V (PS-B) (Monitor) 22  TB2-3 2 120VAC Common 22  TB2-3 2 120VAC Common 22  +12V (PS-A) +12V (PS-A) 20  OV-5 2 0V 20		30			0,1		
K1-4  2 120VAC Ø <sub>1</sub> (Monitor) 22  J14-17V-10 2 -17V (PS-B) (Monitor) 22  TB2-3 2 120VAC Common 22  TB2-3 2 120VAC Common 22  +12V-9 2 +12V (PS-A) 20  OV-5 2 0V  20  OV-6 2 0V	•				Coil		
K1-4  2 120VAC Ø <sub>1</sub> (Monitor) 22  J14-17V-10 2 -17V (PS-B) (Monitor) 22  TB2-3 2 120VAC Common 22  TB2-3 2 120VAC Common 22  +12V (PS-A) 20  OV-5 2 0V  OV-6 2 0V		31					
K1-4  2 120VAC Ø <sub>1</sub> (Monitor) 22  J14-17V-10 2 -17V (PS-B) (Monitor) 22  TB2-3 2 120VAC Common  +12V (PS-A)  +12V-9 2 +12V (PS-A)  OV-5 2 0V  20		32					
K1-4  2 120VAC Ø <sub>1</sub> (Monitor) 22  J14-17V-10 2 -17V (PS-B) (Monitor) 22  TB2-3 2 120VAC Common  +12V (PS-A)  +12V-9 2 +12V (PS-A)  OV-5 2 0V  OV-6 2 0V		33					
K1-4  J14-17V-10  TB2-3  Z  120VAC Ø <sub>1</sub> (Monitor)  22  TB2-3  Z  120VAC Common  120VAC Common  +12V (PS-A)  +12V-9  OV-5  OV  OV-6  Z  0V  22  22  22  22  22  22  22  22  22		34					
K1-4 2 120VAC Ø <sub>1</sub> (Monitor) 22  J14-17V-10 2 -17V (PS-B) (Monitor) 22  TB2-3 2 120VAC Common 22  +12V-9 2 +12V (PS-A) 20  OV-5 2 0V  OV-6 2 0V		35					
K1-4  J14-17V-10  J14-17V-10  TB2-3  2  120VAC Common  22  TB2-A  +12V-9  24  +12V (PS-B) (Monitor)  22  120VAC Common  +12V (PS-A)  20  0V-5  0V  20  0V  20		36					
K1-4       2       1200AC Ø <sub>1</sub> (Monitor)       22         J14-17V-10       2       -17V (PS-B) (Monitor)       22         TB2-3       2       1200AC Common       22         TB2-3       1200AC Common       22         +12V (PS-A)       +12V (PS-A)       20         OV-5       2       0V       20         OV-6       2       0V       20		37					
J14-17V-10 2 -17V (PS-B) (Monitor) 22 TB2-3 2 120VAC Common 22 120VAC Common +12V (PS-A) +12V (PS-A) 20 OV-5 2 0V 20 OV-6 2 0V 20		38	K1-4	2	120VAC Ø <sub>1</sub> (Monitor)	22	S/M
J14-1TV-10 2 -1TV (PS-B) (Monitor) 22  TB2-3 2 120VAC Common 22  120VAC Common 22  120VAC Common 22  +12V (PS-A)  +12V-9 2 +12V (PS-A)  OV-5 2 0V  OV-6 2 0V  20		39					
TB2-3 2 120VAC Common 22 120VAC Common 412V (PS-A) 412V-9 2 412V (PS-A) 20 0V-5 2 0V 20		40	J14-17V-10	2		22	W/S
120VAC Common		41	TB2-3	2	120VAC Common	22	3
+12V-9 2 +12V (PS-A) 20 OV-5 2 OV 20 OV-6 2 OV 20		42			120VAC Common		
+12V-9       2       +12V (PS-A)       20         0V-5       2       0V       20         0V-6       2       0V       20		43			+12V (PS-A)		
0V-5         2         0V         20           0V-6         2         0V         20		44	+12V-9	2	+12V (PS-A)	50	<u> </u>
0V-6 2 0V 20		45	0V-5	7	00	20	BK
		46	9- AO	63	00	20	BK

					CONTROL	ROL	
N SE	TERMINAL	DESTINATION	CABLE	IDENTIFICATION	CATION	WIRE SIZE	COLOR
	47	J14-20V-10	2	-20V (PS-B)		70	s
	48			-20V (PS-B)			
	49	-85V-9	21	-85V		2.5	W/BK
	50	Frame		Chassis Ground	und		
NOTES	· ·						

Swear C Rev. 7/31/61 CO108 MILGO ELECTRONIC CORPORATION MIAMI 47, FLORIDA DATA LINE AMPLIFIER Coax Coax Coax Coax A 78WLIA WIRE SIZE 22 IDENTIFICATION **WIRE LIST** Date Out SOW OUT 1KC OUT EOW OUT Data In Data In CABLE DESTINATION J12-5 112-7 **J9-**Ł 39-3 39-5 TERMINAL 20 21 22 23 24 25 25 12 13 13 NOTES: NO. 10100 MILGO ELECTRONIC CORPORATION MILGO ELECTRONIC CORPORATION A 78WL1A CONTROL 61 **IDENTIFICATION** WIRE LIST CABLE DESTINATION TERMINAL NOTES: NO.

	7/31/6 §	-		. <del></del>		•																<del></del>					_	
l Amplifier	WIRE SIZE																										ORPORATION RIDA	A 78WL1A
JII DATA LINE AMPLIFIER	IDENTIFICATION																										MILGO ELECTRONIC CORPORATION MIAMI 47, FLORIDA	WIDE LICT A
	CABLE																				,							
	DESTINATION																											CONNECTIONS
	TERMINAL	34	35		364	37		45	746	·																	ĘŠ	JUMPER
	N ON O																										NOTES	
ER	COLOR		<u> </u>	<del></del>	<del></del>		<del></del>			s/m		3									BK	BK						<u> </u>
AMPLIFIER	WIRE									18		18									20	70			Coax		DRPORATIO	A 78WLIA
DATA LINE	IDENTIFICATION									120VAC Øl Switched	120VAC Øl Switched	120VAC Common									00	00			Recorder Input		MILGO ELECTRONIC CORPORATION MIAMI 47, FLORIDA	WIDE LICT A 7
	CABLE									2		2													-			
	Z									K1-6		TB2-6									0V-3	0V-4			1-116			
	DESTINATION																											
	TERMINAL DESTINATION	56	27	28	56	30	31	32	33	34	35	36	37	38	39	70	14	42	43	77	45	94	47	87	67	50	NOTES:	

W/BK COLOR S BK S WIRE SIZE 18 20 20 20 20 J13 Power Supply -20V Unregulated Output +13 Unregulated Output IDENTIFICATION Chassis Ground -85**V**-8 +120 -20V -20V 0 8 CABLE 2 2 DESTINATION +12V-13 -20V-2 -85V-8 -200-1 ov-13 0V-14 Frame TERMINAL 28 29 30 31 34 34 35 35 36 39 39 9 42 43 77 45 9 47 48 49 50 41 27 NOTES: NO.

				J13 Power Supply	3 ply		
WIRE NO.	TERMINAL	DESTINATION	CABLE	IDENTIFICATION	WIRE SIZE	#010 <b>0</b>	
	1	TB2=6	2	120VAC Common	18	3	
	7	÷					
	e						
	4	К1-6	7	120VACØ1 Switched	18	N/S	
	2						
	9						
	7						
	<b>∞</b>						
	6						
	01						
	11						
	12	-					
	13						
	14						
	15						
	16						
	17						
	18						
	19			***************************************			
	20						
	21						
	22						
	23						
	54						
	25						
NOTES:	ES:						

2 120VAC Ø1 Switched 2 120VAC Ø1 Switched 2 SR #1 2 SR #1 2 SR #2 2 SR #3 2 SR #4 2 SR #6 2 SR #6 2 SR #6 2 SR #6 2 SR #6 2 SR #6 2 SR #6 2 SR #6 2 SR #6 2 SR #6 2 SR #6 2 SR #6 2 SR #6 3 SR #6 3 SR #6 3 SR #6 3 SR #6 3 SR #6 3 SR #6 3 SR #6 3 SR #6 3 SR #6 3 SR #6 3 SR #6			POWER SUPPLY		-20V)
2 120VAC Ø1 Switched #12 2 SR #1 2 SR #1 2 SR #2 2 SR #4 2 SR	DESTINATION	CABLE	IDENTIFICATION	SIZE	COTOR
2 SR #1 2 SR #1 2 SR #2 2 SR #2 2 SR #4 2 SR #	S	2	20VAC Ø1	#12	S/M
2 SR #1 2 SR #2 2 SR #4 2 SR #	2	5	20VAC	#12	3
2 SR #2 2 SR #2 2 SR #4 2 SR #4 2 SR #4 2 SR #4 2 SR #4 2 SR #4 2 SR #4 2 SR #4 2 SR #4 2 SR #4 2 SR #4 2 SR #4 2 SR #4 2 SR #4 2 SR #4 2 SR #4 2 SR #4 3 SR #4 4 SO 5 SR #4 5 SR #6 6 \$ SO 6 \$ SO 7 SR #6 8 SR #6 8 SR #6 8 SR #6 8 SR #6 8 SR #6 8 SR #6 8 SR #6 8 SR #6 8 SR #6 8 SR #6 8 SR #6 8 SR #6 8 SR #6 8 SR #6 8 SR #6 8 SR #6 8 SR #6 8 SR #6 8 SR #6 8 SR *6 8 SR *6 8 SR *6 8 SR *6 8 SR *6 8 SR SR *6 8 SR	-45 -46	77	**	#20 #20	8 K
2 SR #3 2 SR #4 2 SR #4 2 SR #4 2 SR #4 2 SR #6 2 SR #6 2 SR #7 2 OV #18 2 SR #1 2 SR #1 2 SR #1 2 SR #4 2 SR #4 2 SR #4 2 SR #4 2 SR #4 2 SR #4 2 SR #4 2 SR #4 2 SR #4 2 SR #4 2 SR #4 2 SR #4 2 SR #4 2 SR #4 2 SR #4 2 SR #4 2 SR #6 4 20 4 20 4 20 4 20 4 20 5 SR #6 5 SR	-45 -46	77		#20 #20	BK BK
2 SR #4. 2 SR #5. 2 SR #5. 2 SR #6. 2 SR #6. 2 SR #7. 2 SR #1. 2 OV #18. 2 SR #1. 2 SR #1. 2 SR #1. 2 SR #4. 2 SR #4. 2 SR #4. 2 SR #4. 2 SR #4. 2 SR #4. 2 SR #4. 2 SR #4. 3 SR #4. 4 20 4 20 4 20 5 SR #6. 4 20 6 #20	-45	77	**	#20 #20	# # #
2 SR #5 2 SR #6 2 SR #6 2 SR #7 2 SR #7 2 OV #18 2 OV #18 2 SR #1 2 SR #1 2 SR #4 2 SR #4 2 SR #4 2 SR #4 2 SR #4 2 SR #4 2 SR #4 2 SR #4 2 SR #4 2 SR #4 2 SR #6 420 420 420 5 SR #6 420 5 SR #6 420 5 SR #6 420 5 SR #6 5 SR	-45	77		#20 #20	XX XX
2 SR #6 2 SR #7 2 SR #7 2 OV 2 OV 2 SR #1 2 SR #1 2 SR #2 2 SR #4 2 SR #4 2 SR #4 2 SR #4 2 SR #4 2 SR #4 2 SR #4 2 SR #4 2 SR #4 2 SR #4 2 SR #4 2 SR #6 420 420 420 5 SR #6 420 5 SR #6 420 420 5 SR #6 5 SR #6 420 5 SR #6	-45 -46	77		#50 #20	BK BK
2 SR #7 #20 2 OV #18 2 OV #18 2 SR #1 #20 2 SR #2 2 SR #3 #20 2 SR #4 2 SR #4 2 SR #4 2 SR #4 2 SR #4 2 SR #4 2 SR #4 2 SR #4 2 SR #4 2 SR #6 420 420 2 SR #6 420 2 SR #6	36-45 36-46	77		#20 #20	<b>器器</b>
2 OV #18 2 SR #1 2 SR #2 2 SR #2 2 SR #3 420 2 SR #4 2 SR #4 2 SR #4 2 SR #4 2 SR #4 2 SR #4 2 SR #4 2 SR #4 2 SR #4 2 SR #6 420 420 2 SR #6 420 420 2 SR #6 420 420 2 SR #6 420 420 2 SR #6 420 420 2 SR #6		77		#20 #20	B B
2 SR #1 #20 2 SR #2 2 SR #3 2 SR #3 2 SR #4 2 SR #4 2 SR #4 2 SR #4 2 SR #4 2 SR #4 2 SR #4 2 SR #6 420 420 2 SR #6 420 2 SR #6 420 2 SR #6 420 2 SR #6		2	00	#18	BK
2 SR #1 #20 2 SR #2 #20 2 SR #2 #20 2 SR #3 #20 2 SR #4 #4 #20 2 SR #4 #4 #20 2 SR #4 #4 #20 2 SR #4 #5 #20 2 SR #6 #5 #20 2 SR #6 #20		7	oo	#18	BK
2 SR #2 #2 #20 2 SR #3 #20 2 SR #4 #20 2 SR #4 #20 2 SR #4 #20 2 SR #5 #20 2 SR #6 #20 2 SR #6 #20 2 SR #6 #20	-42 -43	22		#20	W/S W/S
2 SR #3 #20 2 SR #4 #20 2 SR #4 #20 2 SR #5 #5 2 SR #6 #20 2 SR #6 #20 2 SR #6 #20		77		#20 #20	N/S
2 SR #4 2 SR #5 2 SR #5 2 SR #6 420 2 SR #6 420 2 SR #6 420 420 2 SR #6	J3-42 J3-43	22		#20 #20	S/M
2 SR #5 2 SR #6 420 2 SR #6 420 420 420	34-42 34-43	77		# # 20	W/S W/S
2 SR #6 #20 W/ 2 SR #6 #20 W/	-42 -43	22		#20 #20	W/S W/S
	-43	7 7		#20	S/M

							,	Ë
	₹ o						·	NOTES:
	COLOR	ທ໌	- >=			BK		
	SCTOR WIRE SIZE	12	12			12		
315	POWER CONNECTOR WIR	120VAC (Hot)	120VAC Common			Frame Ground		
	CABLE	8	, N					
	DESTINATION	Sw1-1	F2-1			Franc		-18-1
	TERMINAL	∢	æ	υ	۵	<del>(4)</del>		S: MS3102A-18-1
	N W							NOTES:

				POWER SUPPLY	Y (-17V,-20V)	-20V)
₹ ċ	TERMINAL	DESTINATION	CABLE	IDENTIFICATION	WIRE SIZE	COLOR
	-17V-9 -17V-9	J7-42 J7-43	22	SR #7 SR #7	#20 #20	W/S W/S
	-17V-10	39-40	2	Control (Monitor	#22	S/M
	-17V-11	F3-1	7	-17v	#20	S/M
	-17V-12					
	-20V-3	31-47	2	SR #1	#20	S
	-20V-4	32-47	7	SR #2	#20	S
	-20 <b>v</b> -5	J3-47	2	SR #3	#20	S
	-20v-6	34-47	2	SR #4	#20	S
	-20V-7	35-47	8	SR #5	#20	s
	-20V-8	J6-47	7	SR #6	#20	s
	-20V-9	37-47	7	SR #7	#20	s
	-20V-10	J9-47	7	Control	*20	S
	-20V-11					
	-20V-12					
<del></del>					···-	
·						
NOTES	ý.					

/4	916	SIGNAL INPUT	
			ŀ

	COLOR	BK			
WIRE	SIZE	20	Coax	Coax	
WIR	IDENTIFICATION	Shields	Data In	Data In	
	CABLE	1	1	-	
	DESTINATION	0V-1 <b>S</b>	J11-17	J11-15	
1	TERMINAL	٧	<b>c</b> a	ပ	Ęż
WIRE	o Z				NOTES

MS3102A+18-13P

3115	CONNECTOR
	CTCNAL

						-		
Ž Š Š O	TERMINAL	DESTINATION	CABLE		IDENTIFICATION	TION	WIRE SIZE	COLOR
	1	J5-11	1	Bit #	#38		22	N-G
	⋖	J5-12	,	Bit #	#37		22	W-Y
	2	J5-13	-	Bit #	*36		22	0-1
	æ	35-14	1	Bit #	#35		22	Λ
•	က	J5-15		Bit #	#34		22	BL
	ပ	J5-16	1	Bit #	#33		22	ဗ
· · · ·	4	15-17	7	Bit #	#32		22	¥
	a	J5-18	1	Bit #	#31		22	0
	ĸ	15-19	-	Bit #	#30		22	V-V
	(±)	J5-20	1	Bit #	#29		22	W-BL
	9	15-1	1	Bit #	#48		22	¥-6
	íæ,	J5-2	-	Bit #	#47		22	W-Y
	7	J5-3	1	Bit #	#46		22	<b>M-0</b>
····	IJ	J5-4		Bit #	#45		22	Λ
	æ	35-5	-	Bit #	#44		22	BL
	=	J5-6	-	Bit #	#43		22	9
	•	15-7	-	Bit #	#42		22	¥
	H	J5-8	-	Bit #4	#41		22	0
	10	J5-9	-	Bit #4	#40		22	W-V
	7	J5-10		Bit #	#39		22	W-BL
	11	J3-1	-	Bit #6	#88		22	∌-×
.=	×	J3-2	-	Bit #{	#87	-	22	W-Y
	12	13-3	7	B1t #8	*86		22	0-1
	-1	J3-4	-	B1t #8	#85		22	Λ
	13	J3-5	1	Bit #8	#84		22	BL
NOTES		MS-3102A-36-404P						

	OIOO	S	-			<b>8</b>										 			 	 		 z	SHEET
CTOR	WIRE SIZE	12	12		!	12																PORATIO	78WL1A 34 of
POWER CONNECTOR	IDENTIFICATION	120VAC (Hot)	120VAC CORMON			Frane Ground																MILGO ELECTRONIC CORPORATION MIAMI 47, FLORIDA	WIRE LIST A 781
	CABLE	<b>~</b>	. 70									•							 · ·		<del></del>		
	DESTINATION	Sw1-1	73-1	,		Fre Be																-18	
	TERMINAL	<	m)	U (	<b>a</b>	<del>(4</del> )													•			S: MS3102A-18-	
	¥ Z M O															 	· · · · · ·		 •	 		NOTES	
(00Z	COLOR	S/M/S	s/M	s/#		····	v.	s	s S	· ·	s s	s	s			 			·	 <del></del>		_	SHEETS C
SUPPLY (-17V,-20V)	WIRE	#20 A	#22 1	#20 I		#20	<b>#</b> 50	<b>\$</b> 20	<b>#</b> 50	<b>\$</b> 20	<b>\$</b> 50	#20	#20				·			 -		PORATION A	1
POWER SUPPLY	IDENTIFICATION	SR #7 SR #7	Control (Monitor	-17V		SR #1	SR #2	SR #3	SR #4	SR #5	SR #6	SR #7	Control	-		-						MILGO ELECTRONIC CORPORATION MIAMI 47, FLORIDA	WIRE LIST A 78421A
	CABLE	77	7	8		7	7	7	7	8	81	71	81										
	DESTINATION	J7-42 J7-43	J9-40	F3-1		31-47	32-47	13-47	34-47	35-47	36-47	37-47	19-47										
	TERMINAL	-17V-9 -17V-9	-17V-10	-17v-11	-174-12	-20V-3	-20V-4	-20V-5	-200-6	-20V-T	-20V-8	-20V-9	-20V-10	-20V-11	-20V-12			, s		 	-	TES:	
	N S																			 		 NOTES	

COLOR

515

**B**K

				ج د	116							3115	
SIGNAL INPUT					Ë			:			SIGNAL (	CONNECTOR	
TERMINAL DESTINATION CABLE IDENTIFICATION SIZE	CABLE IDENTIFICATION	IDENTIFICATION		WIR SIZ	m m	COLOR	WIRE O	TERMINAL	DESTINATION	CABLE	IDENTIFICATION	WIRE	<b>3</b> 0100
A 0V-15 1 Shields 20	1 Shields	Shields		20		BK		1	15-11	-	Bit #38	22	9-3
	1 B-GE Input Line	B-GE Input Line		S S				∢	15-12	-	Bit #37	22	N-Y
C 312-3 1 B-GE Input Line Coax	1 B-GE Input Line	B-GE Input Line		S	×			61	J5-13	1	Bit #36	22	9
Q						-		m	J5-14	-	Bit #35	22	>
								က	J5-15	1	Bit #34	22	BL
								ပ	15-16	1	Bit #33	22	y
								4	15-17	1	Bit #32	22	<b>×</b>
								۵	J5-18	1	Bit #31	22	•
				-				ĸ	15-19	-	Bit #30	22	V-V
								ы	15-20	-	Bit #29	22	#-BL
								•	15-1	-	Bit #48	22	9-1
								íe.	15-2	1	Bit #47	22	1-1
								۲-	15-3	1	Bit #46	22	9
								Ŋ	J5-4	-	Bit #45	22	>
								80	J5-5	-	Bit #44	22	<b>B</b>
								<b>32</b>	J5-6	1	Bit #43	22	9
								•	15-7	-	Bit #42	22	>
								I	15-8	-	Bit #41	22	•
								10	15-9		Bit #40	22	A-#
								•	J5-10	1	Bit #39	22	¥-8€
								11	J3-1	1	Bit #88	22	
								æ	13-2		Bit #87	22	N-Y
				<u></u>				12	J3-3	1	B1t #86	22	7
									J3-4	1	Bit #85	22	>
								13	J3-5	7	Bit #84	22	BL
MILGO ELECTRONIC CORPORATION NOTES: MIAMI 47, FLORIDA	MILGO ELECTRONIC CORPO MAMI 47, FLORIDA	MIGO ELECTRONIC CORPO	MILGO ELECTRONIC CORPO MIAMI 47, FLORIDA	CORPO	RATIC	Z	NOTES	1	MS-3102A-36-404P		MILGO ELECTRONIC CORPORATION MIAMI 47, FLORIDA	CORPORATIO	N O
MS3102A=18-13P	3	WIRE LIST A 78WLJ	WIRE LIST A 78WL1	78WL1/	- à	SHEETS.					WIRE LIST AT	A 78WL1A	SHEETS
				3									

		3 2	<u> </u>								•	1
	R	COLOR	Λ	0/1					83 74	BK		
91	ONNECTO	WIRE SIZE	22	22					20	20		
3116	SIGNAL CONNECTOR	IDENTIFICATION	Spare	Spare	Spare	Spare	Spare	Spare	0 Volts	O Volts		
		CABLE	1	-					2	7		
		DESTINATION	J7-19	J7-20		-	<u>, = -</u>		OVoltBus-9	OVoltBus-10		
		TERMINAL	23	*	24	×	25	¥	44.5	-4.5		
		WIRE NO.										

				•	SIGNAL CON	CONNECTOR	
N N N N N N N N N N N N N N N N N N N	TERMINAL	DESTINATION	CABLE	IDENTIF	IDENTIFICATION	WIRE SIZE	COLOR
	prod	11-1	1	Bit #128		22	V - W
	⋖	11-2	-	Bit #127		22	W-BL
	2	J1-3	1	Bit #126		22	9-z
	æ	J1-4	7	Bit #125		22	¥-X
	က	31-5	1	Bit #124		22	0 3
	ပ	31-6	1	Bit #123		22	Α
	4	31-7	1	Bit #122		22	
	Q	31-8		Bit #121		22	0-3
	ល	31-9	1	Bit #120		22	X
	ш	31-10	-	Bit #119		22	0
	9	J9-16	p=1	Hold Trigger	r Line	22	88
	ÍE.	J4-1	-	89		22	W-BL
	7	<b>34-</b> 2	,	29		22	<b>%</b> −€
	ŋ	J4-3	,	99		22	X-X
	80	34-4	1	65		22	0-3
	Œ	J4-5	1	64		22	<b>A</b>
	6	34-6	-	63		22	BL
	H	34-7	-	62		22	Ŋ
	10	34-8	-	61		22	<b>&gt;</b>
	ה	14-9	-	09		22	Λ- *
	11	34-10	7	59		22	W-BL
	×	1-21	-	Bit #8		22	£ − €
	12	16-1	-	Bit #28		22	Ð-₩
<del></del> ,	٦	J6-2	-	Bit #27		22	¥-¥
	13	J6-3	-	Bit #26		22	0-1
NOTES		MS-3102A-36-404P					



3117	CONNECTOR
	STGNAL

	TERMINAL DESIGNA	DESTINATION CABLE	IDENTIFICATION	SIZE	CO10#
J6-5     1     Bit in the state of	J6-4			22	<b>A</b>
36-6       1       Bit 1         36-8       1       Bit 1         36-9       1       Bit 1         36-10       1       Bit 1         36-12       1       Bit 1         36-13       1       Bit 1         36-14       1       Bit 1         36-15       1       Bit 1         36-16       1       Bit 1         36-17       1       Bit 1         36-19       1       Bit 1         36-19       1       Bit 1         37-2       2       -17         37-3       1       Bit 1         37-4       1       Bit 1         37-5       1       Bit 1         37-6       1       Bit 1         37-7       1       Bit 1         37-7       1       Bit 1         37-7       1       Bit 1         37-7       1       Bit 1         37-7       1       Bit 1         37-7       1       Bit 1         37-7       1       Bit 1         37-7       1       Bit 1         37-7       1       Bit 1         37-7 </td <td>36-5</td> <td>-</td> <td></td> <td>22</td> <td>BL</td>	36-5	-		22	BL
J6-7       1       Bit         J6-9       1       Bit         J6-10       1       Bit         J6-10       1       Bit         J6-12       1       Bit         J6-13       1       Bit         J6-14       1       Bit         J6-15       1       Bit         J6-16       1       Bit         J6-16       1       Bit         J6-16       1       Bit         J6-16       1       Bit         J6-16       1       Bit         J6-16       1       Bit         J7-2       1       Bit         J7-3       1       Bit         J7-4       1       Bit         J7-5       1       Bit         J7-6       1       Bit         J7-7       1       Bit         J7-7       1       Bit         J7-7       1       Bit         J7-7       1       Bit         J7-7       1       Bit         J7-7       1       Bit         J7-7       1       Bit         J7-7       1       Bit <td>36-6</td> <td></td> <td></td> <td>22</td> <td>ý</td>	36-6			22	ý
J6-8       1       Bit         J6-9       1       Bit         J6-10       1       Bit         J6-11       1       Bit         J6-12       1       Bit         J6-14       1       Bit         J6-15       1       Bit         J6-16       1       Bit         J6-19       1       Bit         J6-19       1       Bit         J7-2       1       Bit         J7-3       1       Bit         J7-4       1       Bit         J7-5       1       Bit         J7-6       1       Bit         J7-7       1       Bit         J7-6       1       Bit         J7-7       1       Bit         J7-6       1       Bit         J7-7       1       Bit         J7-7       1       Bit         J7-7       1       Bit         J7-7       1       Bit         J7-7       1       Bit         J7-7       1       Bit				22	¥
36-9       1       Bit         36-10       1       Bit         36-12       1       Bit         36-12       1       Bit         36-13       1       Bit         36-14       1       Bit         36-15       1       Bit         36-16       1       Bit         36-17       1       Bit         36-19       1       Bit         37-2       1       Bit         37-3       1       Bit         37-4       1       Bit         37-5       1       Bit         37-6       1       Bit         37-7       1       Bit         37-7       1       Bit         37-7       1       Bit         37-7       1       Bit         37-7       1       Bit	36-8	-		22	•
J6-10       1       Bit         J6-11       1       Bit         J6-12       1       Bit         J6-13       1       Bit         J6-14       1       Bit         J6-15       1       Bit         J6-16       1       Bit         J6-19       1       Bit         J6-19       1       Bit         J7-2       1       Bit         J7-3       1       Bit         J7-4       1       Bit         J7-5       1       Bit         J7-6       1       Bit         J7-7       1       Bit         J7-6       1       Bit         J7-7       1       Bit         J7-7       1       Bit         J7-7       1       Bit         J7-7       1       Bit		<b>—</b>		22	A-W
J6-11     1     Bit       J6-12     1     Bit       J6-13     1     Bit       J6-14     1     Bit       J6-15     1     Bit       J6-16     1     Bit       J6-17     1     Bit       J6-19     1     Bit       J7-2     1     Bit       J7-3     1     Bit       J7-4     1     Bit       J7-5     1     Bit       J7-6     1     Bit       J7-7     1     Bit       J7-7     1     Bit       J7-6     1     Bit       J7-7     1     Bit	36-10			22	N-BL
J6-12       1       Bit         J6-13       1       Bit         J6-14       1       Bit         J6-15       1       Bit         J6-16       1       Bit         J6-19       1       Bit         J6-20       1       Bit         J7-2       2       -17         J7-3       1       Bit         J7-4       1       Bit         J7-6       1       Bit         J7-7       1       Bit         J7-6       1       Bit         J7-7       1       Bit         J7-7       1       Bit         J7-7       1       Bit				22	9-#
J6-13       1       Bit         J6-14       1       Bit         J6-15       1       Bit         J6-16       1       Bit         J6-17       1       Bit         J6-19       1       Bit         J6-20       1       Bit         J7-2       1       Bit         J7-3       1       Bit         J7-4       1       Bit         J7-5       1       Bit         J7-6       1       Bit         J7-7       1       Bit         J7-7       1       Bit         J7-7       1       Bit         J7-7       1       Bit	16-12			22	W-Y
J6-14       1       Bit         J6-15       1       Bit         J6-16       1       Bit         J6-17       1       Bit         J6-19       1       Bit         J6-20       1       Bit         J7-2       1       Bit         J7-3       1       Bit         J7-4       1       Bit         J7-5       1       Bit         J7-6       1       Bit         J7-7       1       Bit         J7-7       1       Bit         J7-7       1       Bit			Bit #16	22	0-
J6-15     1     Bit       J6-16     1     Bit       J6-17     1     Bit       J6-19     1     Bit       J6-20     1     Bit       J7-2     2     -17       J7-3     1     Bit       J7-4     1     Bit       J7-5     1     Bit       J7-6     1     Bit       J7-7     1     Bit       J7-6     1     Bit       J7-7     1     Bit       J7-7     1     Bit       J7-7     1     Bit	16-14			22	<b>A</b>
J6-16     1     Bit       J6-17     1     Bit       J6-19     1     Bit       J6-20     1     Bit       J7-2     1     Bit       J7-3     1     Bit       J7-4     1     Bit       J7-5     1     Bit       J7-6     1     Bit       J7-7     1     Bit       J7-7     1     Bit       J7-6     1     Bit       J7-7     1     Bit       J7-7     1     Bit			#	22	<b>3</b>
J6-17     1     Bit       J6-18     1     Bit       J6-19     1     Bit       J6-20     1     Bit       J7-2     1     Bit       J7-3     1     Bit       J7-4     1     Bit       J7-5     1     Bit       J7-6     1     Bit       J7-7     1     Bit       J7-6     1     Bit       J7-7     1     Bit       J7-7     1     Bit	J6-16	-		22	y
J6-18     1     Bit       J6-19     1     Bit       J6-20     1     Bit       J7-2     1     Bit       J7-3     1     Bit       J7-4     1     Bit       J7-5     1     Bit       J7-6     1     Bit       J7-7     1     Bit       J7-7     1     Bit       J7-7     1     Bit       J7-7     1     Bit       J7-7     1     Bit		-		22	*
J6-19     1     Bit       J6-20     1     Bit       F3-2     2     -17       J7-2     1     Bit       J7-3     1     Bit       J7-4     1     Bit       J7-5     1     Bit       J7-6     1     Bit       J7-7     1     Bit       J7-7     1     Bit	36-18	<b>-</b>		22	0
J6-20     1     Bit       F3-2     2     -17       J7-2     1     Bit       J7-4     1     Bit       J7-5     1     Bit       J7-6     1     Bit       J7-7     1     Bit       J7-7     1     Bit		~		22	N-W
F3-2     2     -17       J7-2     1     Bit       J7-3     1     Bit       J7-4     1     Bit       J7-5     1     Bit       J7-6     1     Bit       J7-7     1     Bit	16-20			22	W-BL
37-2     1     Bit       37-3     1     Bit       37-4     1     Bit       37-5     1     Bit       37-6     1     Bit       37-7     1     Bit		8		20	N-S
J7-3 1 Bit J7-5 1 Bit J7-6 1 Bit J7-7 1 Bit	37-2	1		22	W-Y
J7-4 1 Bit J7-5 1 Bit J7-6 1 Bit				22	0-1
J7-5 1 Bit J7-6 1 Bit J7-7 1 Bit	37-4			22	>
J7-6 1 Bit J7-7 1 Bit	<u></u>			22	BL
J7-7 1 Bit				22	9
	5 37-7	-		22	*
Y 37-8 1 Bit #1	37-8	-		22	٥

J117 Signal Connector

					-	L
N S	E TERMINAL	DESTINATION	CABLE	IDENTIFICATION	WIRE	COLOR
	1	OVBUS-11		0 Volts	20	BK
	-4.5	OVBUS-12		0 Volts	20	BK
	···					
<del></del>						
					. <u> </u>	
<del></del>						
	,					
						<del></del>
<u>-</u> -		- A				
	d. 444 v				<del></del>	
					sir	
<del></del>						
<u> </u>						
					***	
			<u>.</u>			
	<del> </del>					
					-	-
	NOTES:					
_						

Rev. 7/31/61

																									ev.	1/3	11/01	4
	COION																				3 K		u	n			z	
CONTROL	WIRE																				20	}	ç	) 1			MILGO ELECTRONIC CORPORATION	A A
J12 RECORDER																	··-					·					COR	A 78WL1A
REC	MION																										ECTRON	, 4, 1
	IDENTIFICATION																									3	160 EL	TOI 1
	Ō																				) V	;	6	407-		,	MILGO E	Wibr
	CABLE																				1 Tenner			<b>-</b>			1	
	<u> </u>						· ,					·/			, <sub>#</sub>		-										$\frac{1}{2}$	
	DESTINATION																				01-16		;	-407-		,	rame	
	<b>—</b>						<del></del>	<del>,,</del>	<del></del>																		-	
	TERMINAL	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	4	42	43	44	4.5	3 4	, t	<b>*</b>	48	49	.s	i
	N K					•																					NOTES	
	CO103											BK K															Τ	1
0L	WIRE SIZE	жæ		×		×		×		×				, , -								····	<del></del>				ATION	
J12 CONTROL	₹ 100	Coax		Coax		Coax		Coax		Coax						·		···								·	CORPOR	A 78WLIA
RECORDER	Z																										MILGO ELECTRONIC CORPORATION	¥ 47. Ft
 8	DENTIFICATION	it Lin		it Lin						Outpu																	O ELECT	Y W   -
	OEN.	8-GE Input Line		B-GE Input Line		DLA Input		DLA Input		Recorder Output																	MILG	74/10
		B-6				DLA		DLA		e m		Λ0					_				<del>-</del>		_				$\perp$	
	CABLE	1		Τ.				-		-		Jumper															s to	
	NOIL		***********			w.					•		P	, · · · ·			<del></del>	-									shield	 
	DESTINATION	J16-B		J-91f		311-112		J11-17		J18-1		J12-45															coax	rack.
	TERMINAL	1	7	6	4	ro.	•	-	80	6	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	Gnd all	the rac
	WIRE NO. TER/		,	<u>.</u>															· <del></del>								NOTES	
		i																										,

Rev. 7/31/61 RECORDER OUTPUT CONNECTOR SHEETS COLOR MILGO ELECTRONIC CORPORATION MIAMI 47, FLORIDA A TOWLIA SHEET 60 OF 60 178WL1A WIRE SIZE Coax IDENTIFICATION WIRE LIST Recorder Output CABLE Gnd Coax shield to Connector UG291/U with UG88/U DESTINATION J12-9 TERMINAL NOTES Ž Š O SHEETS RECORDER INPUT CONNECTOR 0100 MILGO ELECTRONIC CORPORATION
MAMI 47, FLORIDA
TRE LIST ATBWELLA
SMEET 59 OF SW WIRE SIZE Coax 117 IDENTIFICATION **WIRE LIST** Recorder Input CABLE Gnd. Coax Shield to Connector UG291/U with UG88/U DESTINATION 111-49 TERMINAL NOTES


COLOR S MILGO ELECTRONIC CORPORATION MIAMI 47, FLORIDA -20 VOLT BUS 20 ty M 46 9 -20F Recorder Control Power Supply -20V Power Supply -20V IDENTIFICATION WIRE LIST CABLE DESTINATION 113-48 312-47 313-47 TERMINAL 17 18 61 20 23 7 15 2 NOTES N N 1/BE **8010**0 #/8K I/BK 1/8K H/BK I/BK I/BK I/BK 1/8K MIGO ELECTRONIC CORPORATION MIAMI 47, FLORIDA 22 22 22 22 22 20 22 WIRE SIZE -85 VOLT BUS A 78WL1A IDENTIFICATION WIRE LIST Power Supply Control SR #7 SR #3 SE #5 DESTINATION 113-49 36-49 17-49 19-49 12-49 13-49 34-49 15-49 TERMINAL 12 13 14 15 16 17 NOTES

Rev. 7/31/61


COLOR	2	2 4	¥	BK	BK	8 74	3	<b>V</b>	8 X	83 74	8 X	BK	8 X	8 %	BK	B K	BK	<b>B</b>						 	 Z
WIRE	a	2 9	81	20	20	20		07	20	50	20	20	20	20	20	20	70	20							DRPORATION
IDENTIFICATION		٥٥	Λ0	OV DLA	00 DLA			OV Control	0V V115	0V J115	0V J116	0V J116	0V J117	7111 VO	OV Power Supply	OV Power Supply	Signal Connector	OV Recorder Control							MILGO ELECTRONIC CORPORATION
CABLE		.71	2	2	7		<b>J</b>	7	2	21	2	81	81	7	21	7	7								
DESTINATION		J14-0V-10	J 14-0V-11	J11-45	311-46	u v	J9-45	19-46	J115 +4.5	J115-4.5	J116 +4.5	J116 -4.5	J117 +4.5	J117 -4.5	J13 -45	J13- 46	J16-A	J12-45							
TERMINAL		-1	2	က	4	, ,	ın	9	7	8	6	10	11	12	13	14	15	16	17	18	19	20			
ž Z O																								 	
COLOR		 œ				<b></b>	<b>~</b>	 œ	. ~			4												 	 
WIRE		07.	50		0	20	20	20	-02	}		3			-	2								 	 TAGOGGC
DENTIFICATION	DEATH	+12 Volt SR #1	60	No 110 A	+12 Volt SR #3	+12 Volt SR #4	+12 Volt SR #5	2# av +1 × 2 c 1 +	2 5	+15 VOIL 3R *1	•	+12 Volt Control			,	+12 Volt Supply					anger a manada a				NOITY a Coaction
1	CABIL		) ;	.7	2	8	8		N (	7		2													
	DESTINATION	7 7	7777	J2-44	J3-44	J4-44	15-44	, ,	J6-44	J7-44		19-44				J13-44				•				 	
	TERMINAL		<b></b>	21	က	=1	ď	,	9	-	æ	6	10	11	12	13	14	15	16	11	13	19	20		

			F1		
TERMINAL	DESTINATION	CABLE	IDENTIFICATION	WIRE	COLOR
	SW1-2	7	120VAC (Hot)	12	S
	K1-1	7	120VAC (Fused)	12	S
	·		(O) Z		
			1		

					11		
					POWER INDI	INDICATOR	
WIRE NO.	TERMINAL	DESTINATION	CABLE	IDENTIF	IDENTIFICATION	WIRE	COLOR
	1	K1-8	2	120VAC Switched	ched	20	s
	8	TB2-3	8	120VAC (Common)	(non)	20	*
			-				
					****		
	_	-				***************************************	<del></del>
					· · · · · ·		
	ı						4-4
NOTES:							



	COLOR	s/N	s/s		
e e	WIRE SIZE	20	20		
F3	IDENTIFICATION	-17V(BS)	-17V (OUT)	(a) E	
	CABLE	2 -1	2 -1		
	DESTINATION	J14-17-11	J117-22		
	TERMINAL	1	~		Ë
	N S				NOTES



ğ S/M S/M S/M S/M ×/S WIRE SIZE POWER CONTACTOR 18 20 20 22 20 20 120VAC (Contactor Odil) 20 Power Supply (-17V-20V) 12 Power Supply (-17V, -20V) 18 9 (4) (-85V)  $\bigoplus$ **IDENTIFICATION** Control (Monitor) 120VAC (Control) Power Indicator Indicator Lamp 120VAC (Fused) Contactor Coil Blower (Hot)  $\overline{\mathbf{x}}$ CABLE 8 DESTINATION J14-T903-1 1111-34 19-29 39-36 **J9-38** J13-4 J-H TB1-1 F1-2 11-1 TERMINAL NOTES: ¥. NO.

<u>i</u> K1

TB2

					(COMMON RETURN)	RETURN)	
X ≷ IR	TERMINAL	DESTINATION	CABLE	IDENTIFICATION	NOI	WIRE SIZE	COLOR
	1	F2-2	8	120VAC		12	*
	2	K1-B	21	120VAC (Contactor Coil Return)	tactor Coil Return)	20	3
	<b>m</b>	11-2	81	Indicator		20	*
	က	J9-41	81	120VAC (Common)	<u></u>	22	3
	4	TB1-2	81	Blower		20	*
	ហ	J14-T903-2	81	SR (PS) Common		12	3
	9	J13-1	8	Control (PS) (	Common	18	*
	•	311-36	8	DLA		18	38
					,		
15	NOTES:						
				_			

## CHAPTER IX SCHEMATICS AND DIAGRAMS








Figure 9-1 Block Diagram
Model 78 Receiver Register









9-11





Figure 9-5 Schematic 20-Bit Shift Register Dwg. #D76S7A

Wiring Diagram 20-Bit Shift Register Sh. 1 of 2 of Dwg. #76W7A



1010


NOTE:
1. ML WRES OPETO BE TRE GA WIESS OTHE
2. NOCATES THE POINT
3. CABLE Y CANTINUED ON SHEET E OF E

Figure 9-6

W DEST FUNCTION WIN	34 TP27 CORE SAMT	5	902 1300 1/4 GB/L 28	37	38 TPZ4 RESOCKS	39	40 IMTED 9 CORE CUTTED W.	41 XMTDI-B CORE INTRIT	2	6	**	45	40	47	8#	49	
	æ	W-R 35	W.O N.O 3		*5	e,	4	<b>*</b>	20	64	•	*	W-88 4	7	7	0	
TOWN TO THE PROPERTY OF THE PAR	18 WT18-8 WHET MAY	0,	ar.										-21	0.0	GATE	CHESOT	
/	8-8/14	8-61/M	20 XV720-8										6201	1-ACKMX /E	32 XM704-5 GATE	S-VOLNX	
	8/	Q	g	/2	22	23	24	25	20	27	28	8	30	9	8	33	
	1	BR	W. C	4.0	1.7	W-6	78-11	1-11	'n	BR	N.C	W-0	11.11	W.0	75-11 94	1-M 2/10	,
	W. WAST SURVEY BY	2,0	6,0	1	Ŷ	79	400	<b>*</b>	6,	0/1	1100	2100	8/4	11/10	Sie	3/4	-
0657	KW701-8	W/702-8	XW703-8	8-106MX	X4/705-8	XW70C8	8-LOLAX	8-80L/X	8-60K/N	8-016/71	8-111/2	XN712-5	8-E/L/NX	SPILMX	8-5/1/7	X~776-8	0 11
?	_	2	3	4	6	v	7	8	0	01		12	3	*	15	Ó	


	1	18		ş	Ī	8	Ī	10/1	ø	N. F	8.4	Q	8 8	230	5 20	8,5	W-BK	ă
	FUNCTION WIRE	COPE SUIET		FIREST TO		PERO SATE		CORE CUTTON WG	COSE WALT	161-	121-	4121	2.0	ó	-201	-20V	-851	CHUSSE GUD
	WIEE ON DEST	17027 WE		7,023		38 7024		COSTAN OF	8-10LWX	7.02/	1291	44 TP38	45 7026	7,026	7035	7025	25701-2	30 GNO 116
ſ	3	4	Ŋ	36	12	8	S.	3	à	42	\$	*	5	1	47	\$	et.	00
-	WIEE	787	K-R	0.1				Γ										
	DEST FULLTION	18 XN 718-8 QUITAIT HE #81	8	420														
	DEST	8-81 NX	BOLM 6/	20 XW720-8														
ľ	Din	8)	Ó	8	à	22	Ø	24	25	8	27	28	8	β	'n	32	3	
	WIE	×	86	W.R.	0.7	N-Y	5.4	78-M	14.1	ž	8	WE	W.0	1-1	140	78-M	Wed	Be
, ,	FUNETION WIRE	XN 701-8 OUTPUT FIRST	2,4	5	¥.	200	þ	60	\$0	Ş	040	11.	2/0	6/*	NO.	5/0	9/*	61*
	DEST	XN 701-8	XV702-8	8-E01 MX	8- DOLNX	8-501NX	G XX706-8	8-LOLMX	8-80LMX	XXXX3-8	10 XN710.8	8-11LMX	12 KW7/2-8	13 KV713-8	XN714-8	XW7/5-8	16 KN716-8	17 XN/717-8
1	3	\	0	3	4	5	U	7	8	6	ó	Ź	10	Ç	Þ	5	á	7

Wiring Diagram 20-Bit Shift Register Sh. 2 of 2 of Dwg. #76W7A




NOTES; 1. ALL WIRES ARE TO BE "ER GA UNLESS OTHERWISE SPECIATION 2 CABLE "A" CONTINUED ON SHEET IOFE

Figure 9-7




Signal to D-A Hold Relays 5 volts per square 1 millisecond per square


ф




b. Core Drive Trigger to Shift Register Chassis10 volts per square1 millisecond per square



c. Data Pulses to Shift Register Chassis5 volts per square1 millisecond per square



d. Flip-Flop Gate10 volts per square200 microseconds per square



0

output Data Levels
10 volts per square
200 microseconds per square

9-19






Figure 9-10. Wiring Diagram Recorder Control Dwg. #78W9A





NOTES

1. ALL WIRES ARE \*22.GA. UNLESS OTHERWISE SPECIFIED.
2. GROUND ALL COAX LEADS TO THE GROUND LUG AT THE INPUT CONNECTOR.

		WIR	_	_	L		_			_					_							BK		S			
		FUNCTION																				10		-201			
		DESTINATION																				8901A-W		7-1061x			
	0	NId	56	27	28	59	30	31	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	48	į	49
	D6d	WIRE	COAX		COAX		COAX		COAX		COAX		COAX														
		FUNCTION	B-GE INPUT LINES		B-GE INPUT LINES		DLA INPUT		DLA INPUT		RECORDER OUTPUT		RECORDER OUTPUT														
		DESTINATION	290/c-/		S 90/B-/		S90/c-W		S90/B-W		S90/C-2		\$90/B-2														
		Z	_	2	3	*	5	9	7	8	6	0	Ξ	2	3	14	9	9	7	8	6	50	=	22	23	3	t

# CHAPTER X APPENDIX


## — 17 V AND — 20 V POWER SUPPLY MEC MODEL 76-9 A

#### 1. GENERAL

This power supply develops regulated output voltages of -17V at 40 amps and -20V at 3 amps. The -20V portion is developed by adding a -3V supply on the bottom of the -17V supply.

#### 2. -17V SUPPLY


- 2-1. The 17V power supply is regulated by silicon controlled rectifiers (SCR) CR901 and CR902, by controlling the time which current can flow through their external circuit. When the external load is small, the SCRs are "on" for only a small amount of the input a-c cycle; when the external load is large, the SCRs are on for almost all of the input a-c cycle. The length of time which the SCRs are on is controlled by N901 (TN160) and its associated external circuitry.
- 2-2. CR901 and CR902 are SCRs which are phase-controlled elements used as a full wave rectifier element from the output of transformer T902. The two SCRs are fixed by gate signals from a common source, TN160. The operation of the circuit in TN160 is as follows: The unijunction transistor Q1 acts as a relaxation oscillator synchronized by its inter-base voltage supply. The firing circuit (TN160) is connected to the output of a single phase bridge formed by diodes CR904, CR905, CR906 and CR907, through R906. Zener diode (CR1) in the TN160 clips the rectified voltage, which charges capacitor C907 through resistor R7 in TN160. This voltage fires the unijunction transistor and whichever SCR has a positive anode voltage during that half cycle of the a-c input. Upon firing, the voltage across the SCRs decrease to the forward conduction value of less than 1 volt. This discharges capacitor C907, and keeps it discharged until the a-c input is reversed, at which time a new timing cycle starts for



-17v and -20v Power Supply

the alternate SCR. If no current is being shunted by the voltage control circuit (Q2 and its associated circuitry) through R6, Q1 will fire within ten degrees after the beginning of each half cycle of the a-c supply voltage. At this minimum firing angle, the SCRs will deliver the maximum voltage to the load.


- 2-3. Q2 controls the firing angle by shunting C907. An increase of base current of Q2 will decrease the effective resistance of Q2, which will add a loading to C907, changing the charging time constant. This diversion of current will retard the firing angle so that a very small output will occur from CR901 and CR902.
- 2-4. DETAILED DESCRIPTION The base current of Q2 is a feedback signal (or error voltage) developed from comparing a voltage on the base of Q2 (which is proportional to the output voltage) and a reference voltage across zener diode CR2 in the TN160. If the voltage tries to rise, more base current flows in Q2, resulting in more collector current. More collector current in Q2 will result in C907 taking longer to charge, and will therefore delay the time of the peak voltage on Q1 (the peak voltage on Q1 is the voltage necessary to fire Q1). This retards the firing angle and returns the output voltage to normal. If the output voltage drops, the reverse action takes place.
- 2-5. C906 and R5 are to increase stability in the feedback circuit. CR903 acts as a free wheeling diode to maintain current in the load and filter choke when the SCRs are both blocking. It contributes to over-all circuit stability. R905 is a minimum load. L901 and C901 through C905 are the filter section.




Power Supply, Bottom View, Showing Silicon-Controlled Rectifiers


#### 3. -20V SUPPLY


The -20V supply is only a -3V supply added on the bottom of the -17V supply. The voltage is rectified by CR908 and filtered by R907 and C908. Since the forward drop through silicon diodes are approximately constant through a large change of current, CR909, CR910 and CR911 are used as a voltage reference. Q901 acts as a shunt regulator, since its emitter voltage will be only about 0.3 volts from its base voltage, which is constant. Therefore the output voltage across Q901 is constant within the current rating of the supply. A constant current is flowing through R907, R908 and R909. When there is no external load, this current flows through Q901, but when there is an external load, current which flows through the external load is subtracted from the current flowing through Q901. R910 provides current for CR909, CR910 and CR911.



NOTES: I.ALL RESISTORS \$10%, 1/2W UNLESS OTHERWISE SPECIFIED. B.ALL DIODES #1N1692 UNLESS OTHERWISE SPECIFIED.







NOTE: I. LENE WRES ON TERMINAL "E LONG ENOUGH TO REACH TERMINAL "T


## TRANSISTOR POWER SUPPLY MEC MODEL 165-4 C

#### 1. GENERAL DESCRIPTION

A Milgo type 165-4C Power Supply has three outputs: the first, a +12v, (+1v, -3v) at 1 ampere output; the second, a -20v, (+2v, -6v) at 2 amperes output; and the third, a -65v  $(\pm5v)$  at one ampere output. The -65v supply is stacked on the bottom of the -20v supply, thereby giving an output of -85v. The a-c input of this supply can vary from 100vac to 130vac and from 45 to 60 cycles. The unit is mounted in a standard Milgo slide-type rack and has a front panel 8-3/4 inches high by 8-7/8 inches wide. Its weight is approximately 35 pounds.

#### 2. +12v SUPPLY

2-1. A portion of the output of transformer T401 is rectified by a bridge rectifier CR401 and filtered by resistor R401 and capacitors C401 and C402. The voltage across capacitors C401 and C402 is normally 20v (approximate). Transistor Q401 and resistors R402 and R403 act as a variable resistance element in series with the output load, which can be varied to maintain a constant output voltage across a variable load. As the load current increases, the effective resistance of Q401 is decreased so that the IR drop across R402, R403, and Q401 will remain constant producing a constant output voltage. If the input a-c line voltage should increase, the d-c voltage across filtered capacitors C401 and C402 would increase and the effective resistance of Q401 must increase again so that the output voltage will remain constant.



Transistor Power Supply

- 2-2. The effective resistance of Q401 is controlled by the control section, consisting of transistors Q402, Q403, Q404, and their associated circuitry. Q404 determines whether the output voltage is too high or too low and is followed by power amplifiers Q403 and Q402, which amplify the control signal to the necessary power level for driving Q401. The base voltage of Q404 is referenced from the output of 4.7v zener diode CR402. The emitter voltage of Q404 is determined by the resistor divider network of R413, R414, and R415. The voltage from the wiper of potentiometer R414 is applied to the emitter of Q404.
- 2-3. As the output voltage increases, the magnitude of the voltage from the wiper of R414 will also increase proportionally. Since the output across zener diode CR402 remains constant as the output voltage increases, the emitter voltage tends to go positive with respect to the base voltage, driving Q404 toward cutoff. As Q404 goes toward cutoff, there is less collector current through R410, so there is less base current in Q403. The emitter current of Q403 decreases, reducing the current through R407 and base current of Q402. With less base current in Q402, the emitter current decreases, reducing the base current of Q401. With less base current, the effective resistance of Q401 will increase. Therefore, the output voltage decreases until Q404 senses the correct relationship between the output voltage and the zener voltage of CR402.
- 2-4. If the output voltage decreases below the desired value, the portion of the output voltage applied to the emitter of Q404 also decreases, tending to make the emitter more negative with respect to the base. This increases the collector current of Q404, which increases the base current of Q403, thus increasing the emitter current of Q403 and the base current of Q402. This in turn increases the emitter current of Q402 and the base current of Q401, which reduces the effective resistance of Q401, causing the output voltage to return to its regulated value. Q404 actually is matching the zener voltage to the emitter voltage.
- 2-5. Since a portion of the output voltage applied to the emitter of Q404 can be varied by potentiometer R414, and the emitter voltage of Q404 is to remain constant, the output voltage must be changed as the resistor R414 is changed. In this manner, the regulated output voltage can be adjusted over a range of +9v to +13v. Capacitor C403 has been added to prevent hunting. Resistors R402 and R403 are included to limit the peak current through transistor Q401 to a safe value if the output terminal is short circuited, and to provide reverse bias for Q401 and Q402. Resistor R404 provides a path for the leakage current of Q402 so that this current does not affect the base current in Q401, allowing Q401 to be more nearly cut off during a light load.

#### 3. -20v SUPPLY

3-1. A second portion of the output of transformer T401 is rectified by bridge rectifier CR421 and filtered by parallel resistors R421A and R421B, and capacitors C421, C422, and C423. The d-c voltage across capacitors C421, C422, and C423 is 30v (approximate). Transistors Q421 and Q422 with their associated resistors R423, R424, and R422 act as a variable resistance element in series with the output load, which can be varied to maintain a constant

output voltage across a variable load. As the load current increases, the effective resistance of Q421 and Q422 is decreased so that the IR drop across R422, R423, R424, Q421, and Q422 will remain constant, producing a constant output voltage.

- 3-2. If the input a-cline voltage should increase, the d-c voltage across filter capacitors C421, C422, and C423 would increase, and the effective resistance of Q421 and Q422 must increase again to keep the output voltage constant. The effective resistance of Q421 and Q422 is controlled by the control section, consisting of transistors Q423, Q424, and Q425 and their associated circuitry. Transistor Q425 determines whether the output voltage is too high or too low and is followed by power amplifiers Q424 and Q423, which amplify the control signal to the necessary power level for driving Q421 and Q422. The base voltage of Q425 is referenced from the output by a 4.7v zener diode CR422. The emitter voltage of Q425 is determined by a resistor divider network R434, R435, and R436. The voltage from the wiper of potentiometer R435 is applied to the emitter of Q425.
- 3-3. As the output voltage increases, the magnitude of the voltage from the wiper of R435 will increase proportionally. Since the output across CR422 remains constant as the output voltage increases, the emitter voltage tends to become positive with respect to the base voltage, driving Q425, which is an NPN transistor, toward cutoff. As Q425 goes toward cutoff, there is less collector current through R431, and consequently, there is less base current in Q424. With less base current in Q424, the emitter current of Q424 decreases. With less emitter current in Q424, the current through R428 and the base current of Q423 also decrease. This reduces the emitter current in Q423 and reduces the base current in Q421 and Q422. Less base current in Q421 and Q422 increases their effective resistance, which increases the IR drop across them. Therefore, the output voltage decreases until Q425 senses the correct relationship between the output voltage and the zener voltage of CR422.
- 3-4. Conversely, if the output voltage decreases below the desired value, the portion of the output voltage applied to the emitter of Q425 also decreases, tending to make the emitter more negative with respect to the base. This increases the collector current of Q425, increasing the base current of Q424, which in turn increases the emitter current of Q424 and the base current of Q423. This, in turn, increases the emitter current of Q423 and the base current of Q421 and Q422, reducing the effective resistance of Q421 and Q422, and causing the output voltage to return to its regulated value. Transistor Q425 is actually matching the zener voltage to the emitter voltage.
- 3-5. Since a portion of the output voltage applied to the emitter of Q425 can be varied by potentiometer R435, and the emitter voltage of Q425 is to remain constant, the output voltage will have to be changed as the resistor R435 is changed. In this manner, the regulated voltage of this supply can be adjusted from -14v to -22v. Capacitors C425 and C424 provide feedback for stabilization purposes.
- 3-6. Resistors R423 and R424 serve two functions. First, they force the collector current of Q421 and Q422 to balance. Since the bases are tied in common, if one transistor conducts


more than the other, the higher IR drop in their associated resistor would tend to reverse bias the transistor with the most current and, in this manner, force the currents to balance. Second, if the output supply is shorted, resistors R422, R423 and R424 limit the peak current through Q421 and Q422 to a safe value while fuse F402 is melting. Resistor R425 provides a path for the leakage current of Q423 so that this leakage current does not affect the base current in Q421 and Q422. This allows Q421 and Q422 to be more nearly cut off during a light load.


#### 4. -65v SUPPLY

- 4-1. A third portion of the output of transformer T401 is rectified by a bridge rectifier CR441 and filtered by resistor R441 and capacitors C441 and C442. The voltage across capacitor C441 and C442 is normally 75v (approximate). Transistor Q441, and resistors R442 and R443, act as a variable resistance element in series with the output load, which can be varied to maintain a constant output voltage across a variable load. As the load current increases, the effective resistance of Q441 is decreased so that the IR drop across R442, R443, and Q441 will remain constant, producing a constant output voltage. If the input a-c line voltage increases, the d-c voltage across filtered capacitors C441 and C442 will increase and the effective resistance of Q441 must increase again so that the output voltage will remain constant.
- 4-2. The effective resistance of Q441 is determined by the control section, consisting of transistors Q442, Q443, and Q444 and their associated circuitry. Q444 determines whether the output voltage is too high or too low and is followed by power amplifiers Q443 and Q442. These amplify the control signal to the necessary power level for driving Q441. The emitter voltage of Q444 is referenced from the output by a 12v zener diode CR442. The base voltage of Q444 is determined by the resistor divider network of R452, R453, and R454. The voltage from the wiper of potentiometer R453 is applied to the base of Q444. The zener is referenced from the positive side of this supply to reduce the emitter-to-collector voltage of Q443 and Q444 to less than 25v.
- 4-3. As the output voltage increases, the magnitude of the voltage from the wiper of R453 will also increase proportionally. Since the output across zener diode CR442 remains constant as the output volts increase, the base voltage tends to become negative with respect to the emitter voltage, driving Q444 toward cutoff. As Q444 goes toward cutoff, there is less collector current through R450 and less base current in Q443. The emitter current of Q443 decreases, reducing the current through R447 and the base current of Q442. With less base current, the Q442 emitter current decreases, reducing the base current of Q441. With less base current, the effective resistance of Q441 increases. Therefore, the output voltage decreases until Q444 senses the correct relationship between the output voltage and the zener voltage of CR442.
- 4-4. If the output voltage decreases below the desired value, the portion of the output voltage applied to the base of Q441 also decreases, tending to make the base more positive

with respect to the emitter. This increases the collector current of Q444, increasing the base current of Q443, and increasing the emitter current of Q443 and the base current of Q442. This in turn increases the emitter current of Q442 and the base current of Q441, reducing the effective resistance of Q441, and causes the output voltage to increase and to return to its regulated value. Q444 is actually matching the zener voltage to the base voltage.

4-5. Since a portion of the output voltage applied to the base of Q444 can be varied by potentiometer R453, and the base voltage of Q444 is to remain constant, the output voltage will have to be changed as the resistor R453 is changed. In this manner, the regulated output voltage can be adjusted over a range of -60v to -70v. Capacitors C443 and C444 have been added to prevent hunting. Resistors R442 and R443 are included to limit the peak current to transistor Q441 to a safe value if the output terminal is short circuited, and to provide reverse bias for Q441. Resistor R444 provides a path for the leakage current of Q442 so that this current does not affect the base current in Q441. This allows Q441 to be more nearly cut off during a light load. This -65v power supply is stacked on the bottom of the -20v supply giving a combined output of -85v.






## DATA LINE AMPLIFIER MEC MODEL 71-8 A

#### 1. GENERAL

1-1. The Data Line Amplifier receives data in the form of modulated tone bursts of approximately 2 kc at a 1 kc repetition rate from 3 kc voice channels on balanced or unbalanced communication lines, equalized for 1 kc data bit rate. The tone bursts for data are 0.5 milliseconds. The bursts for Start of Word (SOW) and End of Word (EOW)may vary in length depending on the system in which the Data Line Amplifier is used. In some systems, SOW and/or EOW may not be used. The outputs are a 1 kc sinusoidal waveform which is synchronized to data, and pulse outputs of 10 to 20 volts, depending upon termination, approximately 10 microseconds wide, for data, SOW, and EOW. The pulse outputs are cathode follower outputs and require terminating resistors external to the chassis. The Data Line Amplifier Input-Output Relationships figure shows the relationships of incoming and outgoing data. The unit operates on 115 volts ± 10 vac and has a self contained power supply for generating regulated +250 volts and -250 volts for use within the chassis.



Data Line Amplifier

- 2-1. Incoming Signals Data enters the chassis in the form described in paragraph 1-1, at pins 15 and 17 of P801. The inputs are connected to pins 1 and 2 of the bridging transformer T801, which has a 10,000 ohm input impedance. External resistors must be used to match the communication line impedance, normally 600 ohms. This makes it possible for one or more receiving line amplifiers to be used on a single circuit, if so desired. The signal is then filtered in a band pass filter for noise rejection before entering the first stage of amplification. The incoming signal can be seen unfiltered at TJ801, pin 16. However, at this point, the circuit is loaded with the filter impedance and does not give a true representation. The filtered signal can be seen at TJ801, pin 50. Potentiometer R801 provides level selection of the incoming signal to the amplifier and is nominally set for a signal swing of approximately 0.5 volts peak to peak at pin 2 of R801. The filtered signal is a-c coupled to the control grid, pin 1, of V801. This is a remote cut-off pentode tube with AGC applied as bias to the control grid through R802. The signal at the output, pin 5 of V801, is a-c coupled to the grid (pin 2) of V802A which provides the second stage of amplification. The output of V802A pin 1, drives a phase splitter. V802B at pin 7, which has outputs at pins 8 and 6 which are out of phase; that is, when pin 6 is going positive, pin 8 is going negative and vice versa. An output at the junction of R812 and R882 in the cathode of V802B is provided for purposes of recording the data on tape. Each output of the phase splitter drives one-half of V803, a pushpull amplifying stage with a common cathode resistor, R816. The outputs of V803, pins 1 and 6, drive the detector, composed of diodes CR801, CR802, and related circuitry. The anodes of these diodes are clamped to 0 volts by diode CR803. Potentiometer R822 determines the d-c bias at the cathodes of the detecting diodes, and in this way determines the amount of the negative going a-c component of the signal from V803 which will appear at the grid, pin 2 of V804A. V804A is an amplifier which is biased near full conduction by R883 and CR803 which clamps the grid voltage to 0 volts. Negative going pulses from pin 1 or 6 of V803, which exceed the bias voltage determined by R822, cause diode CR801 or CR802 to conduct, turning off V804A and producing a positive pulse at its output, pin 1. Negative pulses at the diode detector output also conduct through diode CR804, are filtered, and applied to the grid of V801, the first stage of the amplifier, for AGC action. The detected signal at the output of V804A is amplified and inverted by V804B which drives the logic circuitry. The waveforms of the detected signal are shown in the Data Line Amplifier Waveform Figure.
- 2-2. Logic The negative going edge of the detected signal triggers the data one-shot, V805, a 450 microsecond one-shot, which in turn produces a positive going pulse at pin 6 triggering the SOW one-shot V806, and the EOW one-shot V807; three conditions are now possible:
- a. The incoming signal is a data burst. In this case, the data one-shot V805, completes its time delay in 450 microseconds and triggers off the SOW and EOW one-shots as pin 6 of V805 goes negative.

- b. The incoming signal is a SOW burst. In this case, the data one-shot continues to receive negative pulses and does not complete its time delay in 450 microseconds. The SOW one-shot V806, is not triggered off, but completes its time delay at a time determined by R849 (normally 2 milliseconds). The EOW one-shot V807, is triggered off by the data one-shot because the incoming code burst has ended (normally 2.5 milliseconds) before the EOW one-shot could complete its time delay.
- c. The incoming signal is an EOW burst. When the data one-shot is held on for that duration, both the SOW and EOW one-shots complete their time delays before the data one-shot can trigger them off. The period of the EOW one-shot is determined by R843 and is normally 4 milliseconds.
- 2-3. As the SOW one-shot is triggered on for every data code burst, its output at pin 6 is used to drive the data output cathode follower at pin 7 of V808. This reduces loading on the data one-shot. The grid of the data cathode follower is biased at approximately -25 volts. The cathode is normally returned through an external resistor to -20 volts. The cathode follower will now conduct when positive pulses occur at the grid, producing a positive output pulse approximately 10 microseconds wide at the mid-point and 20 volts in amplitude, each time there is an incoming data burst, SOW burst, or EOW burst. A neon indicator, DS802, connected to the plate, pin 1, of the data one-shot V805, indicates when data is triggering the data one-shot. This data indicator glows faintly during data absence, but increases in intensity when data is present.
- 2-4. SOW is recognized by the fact that the SOW one-shot has completed its time delay before the data one-shot has returned to its quiescent state (this will occur for both incoming SOW and EOW). When the incoming signal consists of data bursts, and the SOW one-shot is being triggered on by the leading edge of the data one-shot, and off by the trailing edge, the two one-shot waveforms have basically the same width. The negative going pulse from the data one-shot, pin 1 of V805, is connected to the plate of CR806, which is one leg of a diode gate for detecting SOW. The positive going pulse from the SOW one-shot, pin 6 of V806, is connected to the plate of CR805, which is the remaining leg of the gate for recognizing SOW. When the two pulses to CR805 and CR806 have the same width, the junction of the two diodes is maintained positive, keeping the grid of V810B, pin 7, at a voltage which will retain that half of the tube in full conduction, as diode CR811 clamps the voltage to the grid at 0 volts. Capacitors C817 and C825 filter spikes that occur as a result of slight discrepancies of switching times. When an SOW burst occurs, the SOW one-shot completes its time delay, but the data one-shot is still on. This situation produces a voltage which is approximately +20 volts at the plates of both CR805 and CR806, causing the junction of the two diodes to drop to approximately 20 volts where normally one of the two one-shots had maintained this point at approximately +200 volts. The voltage divider consisting of R834, R835, and R863, which is returned to -250 volts, now produces a negative voltage at the grid (pin 7) of V810

turning the tube off and producing a positive pulse at pin 6, the output. After differentiation, this pulse drives a cathode follower, V808A, which is identical to the data cathode follower just discussed. A neon indicator at the plate, pin 6, of V810B indicates when SOW has been detected. The SOW gate will recognize the same set of circumstances for EOW, as this produces the same condition of the SOW one-shot time delay, ending before the incoming code burst allows the data one-shot to return to its quiescent state.

- 2-5. EOW is recognized in a similar manner as SOW. The EOW one-shot V807, is triggered on and off by the data one-shot which applies positive and negative pulses at its grid, pin 2. As this one-shot is set for a period exceeding that of the SOW one-shot, when a SOW burst occurs, it will not have completed its time delay before the data one-shot recovers from the SOW burst. On an EOW burst, the same circumstances are produced with the EOW one-shot as just described for the SOW one-shot. The data one-shot produces a negative pulse to the plate of diode CR807, as it did to CR806. The EOW one-shot produces a positive pulse to the plate of diode CR808. During data bursts, the EOW one-shot is triggered off by the data one-shot, and both pulses are of approximately the same width. When an EOW burst occurs, the data one-shot is kept on, and the EOW one-shot completes its time delay. This produces a negative pulse to the grid (pin 2) of V809A similar to that previously discussed for SOW. The output at pin 1 of V809 is a positive pulse for EOW recognition, which drives pin 7 of V809B, the EOW output cathode follower. This cathode follower is identical to the data and SOW cathode followers. A neon indicator is connected to the plate of V809A which indicates the detection of EOW.
- 2-6. Oscillator The oscillator within the Data Line Amplifier provides a 1 kc sine wave synchronized to data, and is used by external sources as a means of determining the data bit rate, often referred to as clock. This is necessary as an accurate means of determining whether an absence of data represents one or more 0 bits.
- 2-6.1. The basic oscillator, V810A, is similar to a standard Colpitts configuration. The frequency is varied by adjusting variable inductor L803. The oscillator is synchronized to incoming data by V811B. Each time a data bit is recognized, one-shot V806 is triggered. Its output, a positive pulse at pin 6, pulses V811B through capacitor C816. Since inductor L803 is in series with the cathode of V811B, each time the tube is pulsed, current flowing through the tube also flows through L803, which is within the tuned circuit of the oscillator. The output of the oscillator, at pin 3, drives a cathode follower, V811A, whose output at pin 3 is a-c coupled to the output terminal, pin 7 of P801, as 1 kc output.
- 2-7. Power Supply 115 vac enters the Data Line Amplifier at pins 34 through 37 of P801. DS801 indicates when power is on. The a-c power is connected through fuse F1 to the primary of transformer T802. A secondary, pins 3 and 5, provides 6.3 vac for tube filaments.

are best determined by examining the detected waveform output, TJ801-48. It is convenient for the remainder of the adjustments to use the delayed sweep feature of the oscilloscope. Using EOW, TJ801-9, as sync, and the delayed sweep, it is possible to examine incoming data occurring over a relatively long period at magnifications where the full sweep displays only a few milliseconds of data, and the scope still maintains sync on a stable source. The level and detection controls, potentiometers R801 and R822, should be adjusted until the detected waveform TJ801-48, has the appearance shown in the Data Line Amplifier Waveform Figure. The detected waveform is nominally a 15 to 20 volt negative pulse. It can be noted that for each bit of data, the ideal waveform produces two negative pulses, each with full amplitude, and squared at the bottom. It is also acceptable and common, due to frequency rolling, to have one of the two pulses of a lesser amplitude. It is unacceptable to have three pulses, specifically because the data one-shot is re-triggered on the third pulse making the output of V805 excessively wide. Proper adjustment, therefore, constitutes the obtaining of maximum amplitude and squareness of the detected signal without detecting three pulses for a data bit. If the adjustments have been made properly, one data pulse will appear at TJ801-13 for each data burst on the input at TJ801-50.

- 2-8.3. SOW and EOW One-Shots The SOW and EOW one-shots are variable because the length of the SOW and EOW code bursts depend upon the system in which the Data Line Amplifier is used. These one-shots are normally set for a period that produces a pulse which is 0.5 milliseconds shorter than the incoming code burst for that signal. For example, if SOW is a 2.5 millisecond burst, the SOW one-shot is adjusted for 2 milliseconds. If EOW is a 4.5 millisecond burst, the EOW one-shot is adjusted for 4 milliseconds.
- 2-8.3.1. To properly adjust the SOW one-shot, using the delayed sweep of the oscilloscope as previously described, synchronize on EOW at TJ801-9 in the Data Line Amplifier. On one trace observe the data input, TJ801-50. On the remaining trace observe the SOW one-shot, TJ801-44. Adjust the time delay of the scope sweep until a SOW burst is seen. It is necessary to observe the one-shot pulse occurring during the SOW burst because during a data burst the SOW one-shot is triggered off by the data one-shot and not allowed to complete its time delay. Adjust potentiometer R849 to set the SOW one-shot for the desired width. Adjust the time delay of the scope until an EOW burst is seen. Observe the EOW one-shot, TJ801-46 and set potentiometer R843 for the desired width.

A secondary, pins 8 and 10, provides 600 vac center tapped at pin 9 to 0 volts. Three diodes in series are used for rectification to safely meet the voltage requirements. Diodes CR816 through CR821 provide full wave rectification for +250 volts. Resistors R873, R878, and R879 and capacitors C834A and C834B provide filtering. Regulation of the +250 volts is performed by two VR tubes in series, V814 and V815. Half wave rectification, via diodes CR822 through CR824, is used for -250 volts. Filtering and regulation are similar to the +250 volt supply.

- 2-8. Adjustment Three basic types of adjustments are to be made on the Data Line Amplifier.
- 2-8.1. Oscillator The oscillator frequency is adjusted to 1 kc by adjusting variable inductor L803. Before the oscillator can be properly adjusted, the synchronizing effect of incoming data must be removed. One method of accomplishing this is to adjust R801 until the center tap is at 0 volts. The oscillator no longer receives sync pulses and is then in a free-running condition. Using a dual-trace oscilloscope such as a Tektronix 545A with CA plug-in, synchronize and put one trace on a good 1 kc source. If a local source is not available, data from a Data Line Amplifier, preferably with an input test pattern of all "1"s offers a suitable source. Use the remaining trace to observe pin 3 of tube V810. L803 should be adjusted to produce a frequency equal to the test frequency. By ultimately using a sweep on the scope which displays only one or two cycles, the operator can insure that the two signals are actually at the same frequency.

#### NOTE


At relatively slow sweeps, the two waveforms may have the appearance of being synchronized. If going to a faster sweep results in double traces, the two waveforms are not yet synchronized.

Rolling of one trace with respect to the other should be expected, but it is readily possible to adjust the oscillator to within a few cycles per second of the external source. A normal adjustment of ±3 cps is satisfactory.


#### NOTE


An alternate method of adjusting the oscillator using a frequency counter is acceptable.


2-8.2. Level and Detection - The ideal settings for the level and detection controls




2M SEC








Data Line Amplifier Page 10 of 12 Dwg. #D71S8A



Notes:

1. ALL WIRES TO BE \*12 GA. UNLESS SPECIFIED. 2. ALL FILAMENT WIRES TO BE TWISTED PAIRS.




Wiring Diagram,
Data Line Amplifier
Dwg. #D71W8A
Page 12 of 12

## TN 28 RELAY DRIVING FLIP-FLOP

A TN28 is a bistable flip-flop which can be used for driving a relay coil or other loads of 500 ohms or more. The external load (shown on the schematic diagram in phantom between pins 8 and 1) is a special network used in conjunction with a 350 ohm relay coil which has permanent magnet bias and requires plus and minus currents for optimum operation. The network is normally defined as being in the "off" or "0" condition when transistor Q1 is saturated and Q2 is cut off, leaving the relay de-energized. The "on" or "1" condition is the opposite, with Q1 cut off and Q2 saturated, causing the relay to energize. Assuming that Ql is saturated, then its collector is approximately -0.25 volts. Resistors R4 and R5 are then connected from +15 volts to 0 volts and by divider action hold the base of Q2 at approximately +3.5 volts. Since the emitter at Q2 is at 0 volts, this reverse bias keeps Q2 cut off. With Q1 saturated, its base is at approximately -.05 volts; so the current through resistor R1 is approximately 0.25 milliamps. The current through the series combination of R2 and the external load resistor, which may very from 500 ohms to 5K, varies from 0.53 to 0.48 milliamps. The difference between the currents in Rl and R2 is the base current of Ql, which is sufficient to drive Ql to saturation. This satisfies the original condition, so this condition is a stable one. The input voltages at pins 3, 6 and 7 must be somewhat negative during quiescent conditions. The flip-flop may be turned "on" by raising the voltage at pin 3 to a positive value so that diode CR1 conducts, raising the base voltage of Ql to a positive value. Note that the input pulse will be loaded somewhat, so it cannot be generated by a high impedance source. With the base of Ql positive, Ql is now reverse biased and cut off. With Ql cut off, R4 and R5 are no longer connected between 0 and +15 volts, and Q2 is no longer clamped off. Instead, Q2 base current may now flow through resistors R5 and R3, causing Q2 to saturate. Now resistors R1 and R2 are connected from +15 to 0 volts and hold the base of Q1 at approximately +6 volts, keeping Ql in a cut off condition after the input pulse passes. This, then, is the other stable condition which will be maintained until Q2 is cut off by a positive pulse at either pin 6 or pin 7. A positive pulse at either of these pins turns Q2 off, allowing base current from Q1 to be conducted through R2 and the external load, driving Q1 back into saturation and restoring the initial condition. Diode CR2 is included to suppress the voltage of an external relay coil connected across pins 8 and 1. As Q2 goes from saturation to cutoff, the relay coil is de-energized. However, the inductance of the relay coil attempts to maintain the current through the relay coil by driving the voltage at pin 8 much more negative than the -26 volt supply. If this were allowed to happen, Q2 could be damaged by excessive emittercollector voltage. To prevent this from happening, diode CR2 is added. During most phases of the cycle, CR2 is reverse biased and so does not enter into the operation of the circuit. When the relay is de-energized and pin 8 is driven negative by the relay inductance, CR2 is forward biased and conducts, providing a path for current through the relay coil

and eliminating the voltage spike. Although the description of operation of this network has been based on voltages of +15 volts and -25 volts, this network will operate equally on voltages of +12 volts and -20 volts or +10 volts and -15 volts.



Schematic,


TN28 Relay Driving Flip-Flop


Dwg. #A103S28A

## TN 57 DUAL PULSE AMPLIFIER

The TN57 contains two PNP transistors connected as two independent conventional amplifiers. Only one of these will be discussed since the other is identical to it. As normally used, a supply voltage is connected to pins 3 and 1 with the plus side on pin 3. Pin 2 will be the input and pin 4 the output. As long as pin 2 is more positive than pin 3 the transistor is cut off and the voltage at pin 4 will be the same as the voltage at pin 1. When pin 2 is approximately 0.5 volts negative with respect to pin 3 the transistor will saturate and the voltage at pin 4 will go positive until it saturates, approximately 0.25 volts more negative than the emitter. Caution must be used to connect an external base resistor in series with pin 3 to prevent damage to the transistor. The value of the external base resistor is dependent upon how negative the driving voltage goes and upon the external load that is connected to pin 4. To insure saturation the base current should be at least 1/20th of the collector current.

The TN57 may also be used in a variety of applications by the addition of external components.






Schematic TN57 Dual Pulse Amplifier Dwg. #A103S57A


## TN 58 DUAL EMITTER FOLLOWER

A TN58 consists of two NPN transistors connected as independent emitter followers. As normally used, a supply voltage is connected to pins 4 and 1 with the plus side on pin 4. As the voltage at pin 2 is varied, between the voltages at pins 4 and 1, the transistor will conduct and the voltage at the emitter, pin 3, will be approximately 0.4 volts more negative than the voltage at pin 2. Because of the power gain of the transistor a lower impedance load can be driven from pin 3 than could have been driven from the signal applied to pin 2.

The TN58 may also be used in a variety of applications by the addition of external components.



Schematic TN58 Dual Emitter Follower Dwg. #A103S58A




Schematic TN58 Dual Emitter Follower Dwg. #A103S58A

# TN 90B BALANCED FLIP-FLOP AND DIVIDER

The TN90B is a bistable balanced flip-flop. An auxiliary input (pin 3) allows the network to be used as a divider in a counter.

The network is defined as being in the "0" state when Q1 is saturated and Q2 is off and in the "l" state when the reverse is true. Assume that Ql is saturated ("0" state) then the collector voltage of Ql will be approximately 0 volts and resistor divider, Rl and R7, will maintain approximately +3.5 volts of reverse bias on the base of Q2, keeping it cut off. With Q2 cut off, resistors R3 and R6 will provide a path for Q1 base current, clamping Ql in saturation. This condition is stable and will not be changed until an input is received on pin 3 or pin 6. Pin 6 is in "1" input, in that a positive pulse above 0 volts at pin 6 will cause CR3 to conduct, thus driving the base of Q1 positive above 0 volts, reverse biasing Ql, subsequently cutting Ql off. As Ql is cut off its collector will go negative and due to the resistor divider, Rl and R7, the base of Q2 will go negative. As the base of Q2 goes negative, Q2 will go into saturation. As Q2 saturates, its collector will go positive and due to the resistor divider of R2 and R3 the base of Q1 will be reverse biased at approximately +3.5 volts, keeping Ql cut off, after the input pulse has passed. The network will remain in the "l" state until reset by a positive pulse on pin 7 or triggered from a pulse on pin 3, the counting input. If a positive pulse is applied on pin 3 through an external capacitor for differentiation, both Ql and Q2 will be cut off. Capacitors Cl and C2 retain charges which are dependent upon which one of the transistors was saturated before the input pulse occurred. Since the input pulse is differentiated by a small input capacitor, it will last a very short time, less than one microsecond. At this point, the internal capacitors Cl and C2 take over, turning on the transistor that had previously been off. For example; assume the network is the "l" state, therefore Ql is cut off and Q2 is saturated. The voltage across Cl will be approximately 3.5 volts and across C2 will be approximately 26 volts. When pin 3 goes positive above 0 volts, both bases will be driven positive, cutting the transistors off. The collector of Q2 starts to go negative from 0 volts to -23 volts. Since this occurs almost instantaneously and Cl has been charged only 3.5 volts the base of Ql will go negative, turning Ql on. As Ql is turned on, Q2 is held cut off and we are now in the "0" state as explained previously. Note, since the collector of Ql was at -23 volts before the pulse occurred on pin 3 and there wasn't any change of collector voltage when the pulse did occur. The base of Q2 would not experience any change through C2. The output pins of the network are 5 and 8. When the network is in the "0" state pin 5 will be at 0 volts and pin 8 will be approximately -23 volts and the reverse is true when the network is in the "l" state. Although the description of operation has been based on voltages of +15 volts and -25 volts this network will operate equally on voltages of +12 volts and -20 volts or +10 volts and -15 volts.



Schematic,

TN90B Balanced Flip-Flop and Divider
Dwg. #A 103S90B

Page 2 of 2

## TN 130 B CORE DRIVER


The TN130B is a blocking oscillator with amplifier which generates a positive going pulse from -20 volts to 0 volts, with a time duration determined by the core with which it is used. The TN130B is normally used with a MEC Model MN13 core, which gives it a pulse width of approximately 40 microseconds.

In the quiescent condition, transistor Q1 is maintained in cut off. The emitter voltage of Q1 is determined by the forward voltage drop of diodes CR2 and CR4 (1.5 volts) and is at approximately -18.5 volts. The base of Q1 is returned to -20 volts through R2 and the feedback winding of the core, connected from pin 5 to -20 volts. The d-c impedance of the feedback winding is approximately 5 ohms; thus the base of Q1 is nearly -20 volts, keeping Q1 reverse biased approximately 0.7 volts and properly cut off. Since there is no Q1 collector current, the collector voltage is +12 volts.

A positive going input pulse at pin 3 is coupled by capacitor C1, diode CR1, and capacitor C2, paralleled with R2 to the base of Q1. This pulse starts Q1 conducting. The resulting Q1 collector current passes through the collector winding of the external core. This generates a voltage across the collector winding coupled through the core to the feedback winding. By noting the phasing of the windings on the core, it can be seen that, as the collector voltage becomes negative, the voltage at pin 5 is becoming positive. This in turn drives Q1 further into conduction, even after the input pulse has been differentiated by C1. Q1 saturates in approximately one microsecond with an emitter-collector voltage of approximately 0.25 volts. Q1 will remain saturated as long as transformer action in the core continues to drive pin 5 of the TN network sufficiently positive to cause Q1 base current to flow. The pulse width (approximately 40 microseconds for an MN13 core) is determined by the characteristics of the core.

When the core material finally reaches saturation, transformer action in the core will cease, the feedback winding will no longer drive pin 5 positive, and Q1 base current will stop. This cuts off Q1. With no current in the collector winding of the core, the current in the reset winding resets the core. This reset current is furnished to the reset winding (pins 4 and 5 of the core) through resistor R4 and diodes CR2 and CR4. This involves going from the plus saturation condition attained during the output pulse to a minus saturation condition (reset). During this time, the voltages at the feedback winding and the collector winding are reversed. The reversal of a voltage at the feedback winding increases the reverse bias on Q1. The reversal of voltage in the collector winding tends to drive the output voltage somewhat more positive than the +12 volts on pin 7. It takes approximately 30 microseconds for the reset action to be accomplished.

The amplifier section Q2 is normally biased to cutoff by voltage divider R7 and R6. With no collector current flowing, the quiescent collector voltage of Q2 is -20 volts. The negative going pulse generated by the blocking oscillator section is coupled to the amplifier base through CR3, R5, and C3. The diode provides for rapid cut off of the amplifier, thereby minimizing the fall time. R5 and C3 serve as base current limiting and rise time determinants. The load is connected between -20 volts and 0 volts and should be limited to no less than 8 ohms (20 to 24 MN11 cores).



Schematic,

TN130B Core Driver

Dwg. #A103S130B


# TN 138 B ONE-SHOT WITH EMITTER FOLLOWER OUTPUT

The TN138B is a one-shot (monostable multivibrator) with an emitter follower output. This network can drive low impedance loads because of the emitter follower output.

The network's quiescent state is with Q1 saturated and with Q2 cut off. The base of Q1 is forward biased by R3 which is connected to -25 volts, thus saturating Q1. Since Q1 is saturated, the base of Q2 is reverse biased by the voltage divider R7 and R8 between +15 volts and the collector of Q1 (0 volts). With Q2 cut off, its collector is at approximately -25 volts; therefore the base of Q3 is at the same voltage as the emitter of Q3, keeping Q3 near cut off. Pin 7 will be at -25 volts and pin 5 will be at 0 volts. The resistor divider of R1 and R2 will maintain a reverse bias on diode CR1 of approximately 2.2 volts for protection against noise impulses. When a positive pulse of sufficient amplitude is applied to pin 3 to cause conduction of CR1, transistor Q1 will be cut off. The collector of Q1 will therefore go negative toward This negative going voltage potential is coupled to the base of Q2 through C3 and R7. This will cause the base of Q2 to go negative with respect to the emitter. Q2 will now conduct, and starts to saturate rapidly. The collector of Q2 will now go positive from -25 volts to 0 volts. This voltage change, being coupled through C2 to the base of Q1, will keep Q1 cut off after the input pulse has passed. C2 has now been charged, and will start to discharge through R3. When C2 has discharged sufficiently to allow the base of Q1 to return to its quiescent negative potential, Ql will saturate. As Ql saturates, its collector will go positive, Due to the resistor divider of R7 and R8, the base of Q2 will also go positive, reverse biasing Q2 and cutting it off. The one-shot has now returned to its quiescent condition.

The time constant of R3 and C2 determines the pulse width, which is about 1 microsecond. By adding external capacity across pins 6 and 8, the RC time constant is increased and thus the pulse width is increased. When Q2 is saturated, the base of Q3 will be positive in respect to the emitter, and this will cause Q3 to go into saturation. Pin 7, the output of the emitter follower, will go to 0 volts. Q3 will be in saturation as long as Q2 is in saturation. When Q2 is cut off, Q3 will be near cut off, and pin 7 will return to -25 volts.

Although the description of operation has been based on voltages of  $\pm 15$  volts and  $\pm 25$  volts, this network will operate equally on voltages of  $\pm 10$  volts and  $\pm 15$  volts.



Schematic,

TN138B One-Shot with Emitter Follower Output


Dwg. #A103S138B

Page 2 of 2

## TN 144 FLIP-FLOP WITH PULSE AMPLIFIER OUTPUT

A TN144 is a bistable flip-flop with a pulse amplifier output which can be used to drive a load of 85 ohms or more. Since most flip-flops are limited to the amount of loading, which affects the switching of the flip-flop, a pulse amplifier has been added to permit greater loads. A transistorized neon indicator may be connected in parallel with the load to indicate the states of the flip-flop. The network is normally defined as being in the "0" state when transistor Q1 is saturated and Q2 and Q3 are cut off. The "1" state is the condition when Q1 is cut off and Q2 and Q3 are saturated. Assuming that Q1 is saturated ("0" state), then its collector is at approximately -0.25 volt. Resistors R7 and R6 are then connected from +12 volts to 0 volts, and by divider action hold the base of Q2 at approximately +1.8 volts. Since the emitter of Q2 is at 0 volts, this reverse bias keeps Q2 cut off. With Q1 saturated, its base is at approximately -0.5 volt, so the current through resistor R1 is approximately 0.2 milliamps. Since Q2 is cut off, its collector is at approximately -19 volts, and the current through R2 and R4 is therefore 0.4 milliamps. The difference between the currents in Rl and R2 is the base current of Q1, which is sufficient to clamp Ql in saturation. This mode of operation is therefore stable. Q3 is cut off when Q2 is cut off, since the base of Q3 is at -19 volts, reverse biasing the emitter. Since Q3 is cut off, there is no collector current (except for leakage) and pin 8 is at approximately 0 volts. The input voltages at pins 3 and 5 must be somewhat negative during quiescent conditions. The flip-flop may be triggered to the "l" state by raising the voltage at pin 3 to a positive value so that diode CR1 conducts, thus raising the base voltage of Q1 to a positive value. Note that the input pulse will be loaded somewhat, so it cannot be generated by a high impedance source. With the base of Ql positive, Ql is now reverse biased and cuts off. With Q1 cut off, R7 and R6 are no longer connected between the  $\pm 12$  volts and 0 volts, and Q2 is no longer clamped off. Instead, base current of Q2 may now flow through resistors R6 and R3, cuasing Q2 to saturate. Now resistors R1 and R2 are connected from +12 volts to 0 volts, and clamp the base of Ql at approximately +5 volts, holding Ql in a cut off condition after the input pulse passes. As Q2 is saturated and its collector goes positive, the base of Q3 goes positive enough to allow Q3 to saturate. R5 limits the base current of Q3. As Q3 saturates, pin 8 (the output pin) goes negative to approximately -17 volts. R8 is the collector load resistor of Q3, to furnish a minimum collector current when there is no external load from pin 8 of the network to 0 volts. This is the other stable condition which will be maintained until Q2 is cut off by a positive pulse on pin 5. A positive pulse (normally called reset) on pin 5 will allow base current from Q1 to be conducted through R2 and R4, driving Q1 back into saturation and restoring the initial condition. Diode CR3 is included to suppress the inductive effects of an external relay coil (if used) connected across pins 8 and 2. As Q3 goes from saturation to cut off, the relay coil is de-energized. However, the inductance of the relay coil attempts to

maintain the current through it by driving the voltage at pin 8 much more positive than 0 volts. If this were allowed to happen, Q2 could be damaged by the excessive collector-emitter voltage. During most phases of the cycle, CR3 is reverse biased; consequently, it does not enter into the operation of the circuit. When the relay is de-energized and pin 8 is driven positive by the relay inductance, CR3 is forward biased and conducts, providing a path for the current through the relay coil and eliminating the excessive transient voltage to appear on the collector of Q3.



Schematic,


TN144 Flip-Flop with Pulse Amplifier Output

Dwg. #A103S144A

Page 3 of 3

## TN 150 SCHMITT TRIGGER

- 1. TN150 is a Schmitt trigger preceded by an emitter follower which presents an input impedance at approximately 70,000 ohms at pin #3. The circuit switches rapidly (in approximately 0.3 microseconds) from one state to the other with either a pulse or dc level change on pin #3 input. With the input disconnected or at a positive level, transistors Q1 and Q2 are cut-off and transistor Q3 is conducting.
- 2. Transistor Q1 is cut off by resistor R8 returning the base of Q1 to a more positive voltage than the emitter, and Q2 is cut-off by resistor R1 returning the base of Q2 to a more positive voltage than the emitter of Q2. The emitters of Q2 and transistor Q3 are at a negative voltage -E2 developed by the current flow through resistor R3, Q3, and resistor R7. Transistor Q3 is conducting because the base is forward biased by the resistor divider consisting of resistors R2, R5, and R6; since Q2 is cut-off. When the input, pin #3, is taken to a negative voltage, Q1 is turned on, which makes the emitter of Q1 go negative (-25 volts). This will forward bias Q2, causing it to conduct. When Q2 is conducting, the base voltage of Q3 is raised to a more positive value than the emitter voltage, thus reversing the bias on Q3 and cutting it off. This causes the collector voltage of Q3 to go from approximately -3 volts to -25 volts. Capacitor C1 is used to speed up the switching time. The outputs, pin #7 and pin #5, are opposite polarity pulses from -25 volts to -3 volts. When the output is removed or goes positive, the circuit is returned to the original state.
- 3. Although the description of operation has been based on power supply voltages of -25 volts, this network will operate equally well on supply voltages down to -10 volts.



I. ALL RESISTORS & WATT \$10%

UNLESS OTHERWISE SPECIFIED.

UNLESS OTHERWISE SPECIFIED:

1. Capacitance is in mmf.

2. Resistance is in ohms.

Schematic

TN-150 Schmitt Trigger

Dwg. #A103S150A

### **MAGNETIC CORES**

#### 1. GENERAL

A component commonly used in digital data handling equipment is a magnetic core. The term magnetic core is usually applied to a small torroid composed of magnetic material which has high permeability and also high retention. This material will have what is called a square hysteresis loop, shown in Point A, Figure MN-1. Because of this square hysteresis loop, there are two stable energy states, which make the cores adaptable to digital circuits. Magnetic cores are commonly used for shift registers, "and" gates, "or" gates, and other logic circuits, in addition to their use as blocking oscillator transformers.

### 2. THEORY OF OPERATION

#### 2-1. GENERAL

a. The action of a magnetic core can best be described by referring to the drawing of the hysteresis loop (Figure MN-1). The magnetomotive force, or ampere-turns, applied to the winding of a core is measured along the X axis. Magnetic flux density (gausses), or flux lines per square centimeter, is being measured along the Y axis. Once a core has been magnetized and had this magnetization reversed several times, the relationship between flux density and magnetomotive force is described by the hysteresis loop in Figure MN-1.

b. With no current going through any of the core windings, the flux density will be either at point D or at point H, depending upon the direction in which the core has most recently been saturated. If the core is assumed to be at point D on the hysteresis loop and ampereturns are applied in the negative direction, the relationship between the flux density and the magnetomotive force will follow the line DE. If additional ampere-turns are applied in the negative direction, the core will go on to condition F, at which point saturation has occurred and additional ampere-turns of magnetomotive force will result in only a minor increase in flux level to point G.

c. If the current through the windings is now removed, the core will return to point H on they hysteresis loop. Even though there are no ampere-turns, there is still a flux density proportional to OH in the core. The characteristics of the core material are such that this




Figure MN-1. Square Hysteresis Loop

flux density will remain indefinitely as though it were a permanent magnetic. If the direction of current in the winding is reversed, positive ampere-turns are applied. This will move the condition of the core from H to A and on to B, at which point the core is now saturated in the positive direction and additional ampere-turns of magnetomotive force will cause very little change in flux density to point C. When the current in the coil is removed, the core will now go from C to D, where it will remain indefinitely until driven again.

- d. The net change in flux, when going from a negative quiescent state to plus saturation, is proportional to HJ. It should be noted that other windings on the magnetic core will sense this change in flux and will generate a voltage proportional to the number of turns and the rate of change of flux. Figure MN-2 shows a simple magnetic core with three windings on it. If positive ampere-turns are then applied to winding No. 1, the core condition effectively goes from D to B. Since the hysteresis loop is very square, the change in flux during this time (proportional to DJ) is very small when compared to HJ. As a result, the voltage generated in coil No. 2 will be very small at this time.
  - e. If negative ampere-turns are again applied so that the core goes from D to E to F, the




Figure MN-2. Simple Magnetic Core

change in flux will be proportional to DL. The voltage generated in winding No. 2 will now be equal in magnitude, but opposite in polarity, to the voltage generated in that winding when the core went from H to B. These pulses can be separated with diodes and used for different purposes in logic circuits. The two stable states, D and H, are referred to as the "0" state and the "1" state respectively.

#### 2-2. MN11 MAGNETIC CORE

- a. A Milgo MN11 magnetic core has four windings and associated components designed specifically for shift register application (Figure MN-3). Pin 7 is connected to a -25v supply. The core drive pulse, applied to pin 1, travels from -25v to approximately zero volts and return, with a rise time no greater than 5 microseconds and a fall time no greater than 10 microseconds. The pulse width must be at least 10 microseconds at 50 percent of measured points, but is normally approximately 40 microseconds wide.
- b. This positive going pulse applied to pin 1 results in ampere-turns driving the core beyond positive saturation (Point C in Figure MN-1). When the core drive pulse has passed, the core is left in state D, which is defined as "O" state. The voltage at pin 8 is normally maintained at -25v but is raised to approximately -16v to insert a "1" into the core. It can be seen that the current in the input winding, as a result of a positive going pulse applied to pin 8, will magnetize the core in an opposite direction to that of the drive pulse. The state of the core will go from D to G on the hysteresis loop (Figure MN-1), and when the input pulse is passed, the core remains at H, which is defined as a "1" state.
  - c. When the next drive pulse occurs, the flux will travel from point H to Point C, and

transformer action of the core and windings will result in a positive pulse being generated at the dot end of all four windings. This positive pulse will be approximately 9v in magnitude with a rise time of approximately 6 microseconds. Once the core has gone from negative saturation to positive saturation, there will be no more flux change even though the drive pulse is still present, and no additional voltage is generated in the windings. This switching time, which takes place in approximately 6 microseconds, determines the width of the pulse generated by the windings.

- d. The 9v pulse generated in the advance winding causes diode CR3 to conduct, and will charge capacitor C3 to approximately -16v. After the core has switched to positive saturation, the voltage at pin 6 will revert to -25v. Diode CR3, however, prevents capacitor C3 from discharging through the advance winding, so the charge is held on C3 until it discharges through an external load.
- e. During a core drive pulse, the voltage at pin 2 jumps from -25v to approximately zero volts because of the IR drop in R1 caused by the shift current. With pin 2 at approximately zero volts, diode CR2 will be reverse biased and no current can flow from pin 8 through CR2 and the input winding. After the core drive pulse has passed, the -16v charge on one CR3 can now discharge through CR2 and the input windings of the next core, driving it to the "1" state. A "1" can be inserted by raising pin 8 to -21v, or more positive. It should be pointed out that a "1" can also be inserted through pin 3, or by applying a pulse to pin 5, which becomes approximately 8v positive with respect to pin 4. If there is no "1" inserted between core drive pulses, the next core drive pulse will drive the core from point D to point C on the hysteresis loop, resulting in a very small change in flux density. This will result in a very small voltage being generated in the windings (approximately 0.5v), giving a signal-to-noise ratio of approximately 18 to 1.
- f. It should be noted that energy transferred to a load while shifting out a "l" comes from the core driver and not from the core. The energy in the core merely allows energy to be transferred to the output winding while the core is acting as a transformer. The Milgo MN11 operates equally well on a power supply voltage of -20v instead of -25v as described.

#### 2-3. SHIFT REGISTERS

a. When connected to form a shift register, MN11 cores are connected as shown in Figure MN-3. If a positive going pulse is applied to pin 8 of the first core, a "1" will be inserted into that core. During the next core drive pulse, all of the cores will be pulsed simultaneously, since they are connected in parallel. The resultant 9v pulse from the advance winding

of the first core will charge the capacitor in the first core to approximately -16v. When the first core has switched from minus saturation to plus saturation, there will no longer be any voltage generated in the advance winding. CR3 of the first core will prevent the capacitor from discharging through the advance winding, however, and CR2 in the second core prevents this capacitor from discharging through the input winding of the second core. CR2 is reverse biased because of the IR drop in the resistor of the second core caused by the shift current.

g. When the shift pulse has passed, the pin 2 voltage of the second core will go back to -25v and the capacitor in the first core may now discharge through the input winding of the second core. The resultant current through the input winding is sufficient to drive the second core from point D to point G on the saturation curve, so that when C3 is completely discharged, the second core will be in a "1" state. While this second core was being switched from plus saturation to minus saturation, flux linkages were changing in all of the windings of this core, with the result that a voltage was generated in all of these coils with the dot end of the winding negative. Diode CR1 will prevent any current flow in the drive winding as a result of the generated voltage, and the diode CR3 will prevent any current flow in the advance winding as a result of this generated voltage.

h. During the next core drive pulse, core 2 is switched from minus saturation to plus saturation, resulting in the output capacitor of the second core being charged. After the second core drive pulse, the discharge current from this capacitor will insert a "1" into the third core and so on to the last one. Since both ends of the auxiliary winding are brought out, the auxiliary winding may be used to generate either a positive going or negative going 9v pulse. This auxiliary pulse will be approximately 9v in magnitude, with a rise time of six microseconds and a fall time of approximately one half microsecond. In addition, the auxiliary winding can be used to insert "1's" into the core by applying a suitable positive pulse to pin 5 or a suitable negative pulse to pin 4. Pins 2, 3, and 6 are brought out for additional flexibility in adapting the MN11 core to logic circuits.

### 2-4. BLOCKING OSCILLATORS

a. The use of transformers for blocking oscillators is common and widely understood. It is also possible to use a square loop magnetic core as a blocking oscillator transformer with some desirable results in control of pulse width. Figure MN-4 shows the connections of either an MN12 or an MN13 as used in a blocking oscillator.





Figure MN-4. Blocking Oscillator (MN12 or MN13)

b. The 9-1 winding is the collector winding and could be compared to the primary winding of a transformer. The 2-3 winding is the feedback winding and could be compared to the secondary winding of a transformer. The 4-5 winding is the reset winding and has no counterpart in a conventional transformer. The reset winding is so connected that the current through the reset winding will drive the core into negative saturation. The transistor will normally be cut off, but when triggered by a negative pulse at the input, will go into conduction. The resulting collector current applies positive ampere-turns to the core and the flux moves from H toward A and B. The resulting flux change in the core is sensed by the feedback winding and a voltage is generated, making pin 3 negative. This negative going voltage is applied to the base of the transistor and drives the transistor into heavier conduction.

c. As the transistor conducts more heavily, the rate of change of flux increases, resulting in an even more negative voltage being applied to the base of the transistor. This feedback very quickly saturates the transistor (approximately one microsecond), but the collector current is limited by resistor R2 and the voltage generated in the collector winding of the core. As long as the core is still in the process of switching from minus saturation to plus

saturation, the core and its windings act as a transformer and the feedback winding continues to drive the transistor into saturation. When the core has finally reached saturation (B on hysteresis curve, Figure MN-1), additional ampere-turns from the collector winding will no longer result in a change of flux and no additional voltage will be generated in the feedback winding. This removes the drive to the transistor, which immediately cuts off, removing the ampere-turns from the collector winding.

- d. Current through resistor R3 and the reset winding now starts to apply ampere-turns in the negative direction again and drives the core from position D to F. This results in a reversal of flux in the core, which reverses the voltage generated in the feedback winding. Pin 3 now becomes slightly positive, insuring a rapid cutoff of the transistor. Since the duration of the output pulse depends on the time it takes to switch the magnetic core, the pulse width depends on the core used and is relatively independent of the load on the blocking oscillator.
- e. Two blocking oscillator cores are used in Milgo equipment: an MN12 and an MN13. The MN12 will cause a pulse approximately 10 microseconds wide to be generated by the blocking oscillator, while the MN13 will cause a pulse approximately 40 microseconds wide to be generated. It takes approximately 30 microseconds to reset an MN12 core and approximately 80 microseconds to reset an MN13 core.



. •

..

.\*